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HEMT High-electron-mobility transistor 
HfAlO Hafnium  aluminum oxide 
hfe Differential current gain 
HFET Heterojunction field-effect transistor 
high-k High dielectric constant 
IB Base current 
IB,bulk  Bulk recombination current in neutral base region 
IB,scr Recombination current in BE space-charge region 
IBp Back-injected base current 
IBr  Base recombination current 
IC Collector current 




ID,max Maximum drain current 
IE Emitter current 
IEn Electron current of BE junction 
IGS Gate-to-source current 
III-N III-Nitride 
In Normalized drain current 
InAlN Indium aluminum nitride 
InGaAs Indium gallium arsenide 
InGaN Indium gallium nitride 
InGaP Indium gallium phosphide 
InN Indium nitride 
InP Indium phosphide 
IR Infrared 
I-V Current-voltage 
Jarea Area-dependent current component 
JC Emitter current density 
JFET Junction field-effect transistor 
JFoM Johnson's figure of merit 
K2S2O8 Potassium persulfate 
KB,cont Interface recombination current at the base contacts 
KB,surf Extrinsic base surface recombination current 
KOH Potassium hydroxide 
Kperimeter Perimeter-dependent recombination current 
LD Laser diode 
LE Emitter perimeter 
LED Light-emitting diode 
LG Gate length 
LGD Gate-to-drain distance 
LGS Gate-to-source distance 
LM Lattice-matched 
MAG Maximum available gain 
MESFET Metal–semiconductor field-effect transistor 
MIS Metal-insulator-semiconductor 
MISFET Metal-insulator-semiconductor field-effect transistor 
MMIC Monolithic microwave integrated circuit 
MOCVD Metalorganic chemical vapor deposition 
NB Free-carrier density of base layer 
nC Free-electron concentration of collector layer 
NE  Free-carrier density of emitter layer 
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Nox Fixed oxide charge density 
N-polar Nitrogen-polar 
ns Sheet electron density 
P Total polarization 
pB Free-hole concentration of base layer 
Pdc Power density 
PE-ALD Plasma-enhanced atomic-layer deposition 
PE-CVD Plasma-enhanced chemical vapor deposition 
PNA Power network analyzer 
PPE Piezoelectric polarization 
PSP Spontaneous polarization 
Qtrap Charged trap density 
QW Quantum well 
rB Base resistance 
rC Collector resistance 
RD Drain resistance 
rE Emitter resistance 
relax Relaxation factor 
RG Gate resistance 
RIE Reactive ion etching 
Ron On-resistance 
RON,DC D.c on-resistance 
RON,dynamic Dynamic on-resistance 
RS Source resistance 
RTA Rapid thermal annealing 
SEM Scanning electron microscopy 
SFP Source-field plate 
Si Silicon 
SiC Silicon carbide 
SiN Silicon nitride 
SOLT Short-open-load-through 
TLM Transmission-line model 
TMA Trimethylaluminium 
U Mason’s unilateral gain 
UID Unintentionally doped 
UV Ultraviolet 
VBE Base-emitter junction voltage 
VCE Collector-emitter voltage 
Vbi Built-in potential 
Vknee Knee voltage 
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VNA Vector network analyzer 
Voffset Offset voltage 
Vth Threshold voltage 
Vth,MIS Threshold voltage of a MIS structure 
WG Gate width 
XB Thickness of the base layer 
Xdep Base-collector junction depletion width 
XE  Thickness of the emitter layer 







This dissertation presents the development and achievement on III-nitride (III-N) 
heterojunction bipolar transistors (HBTs), heterojunction field-effect transistors (HFETs) 
and metal-insulator-semiconductor field-effect transistors (MISFETs) developed at 
Georgia Tech for high-power and microwave applications. The research work focused on 
the fabrication processes development and device characterization for achieving better 
device performance and understanding the issues in III-N transistors. Several unique 
fabrication processes were developed to overcome the challenges for different III-N 
transistors. Software simulator was also used to explore optimal device designs for III-N 
transistors. D.c, microwave and quasi-static I-V and C-V measurements were carried out 
to characterize the fabricated III-N transistors and diodes.  
III-N HBTs are considered as promising devices for the next-generation 
microwave and power electronics. However, inevitable etching damage and high base 
resistance are major technical challenges to achieve high-performance III-N HBTs. Using 
an optimal nitrogen-incorporated dry etching process and Pd-base base contacts, npn 
GaN/InGaN direct-growth HBTs (DG-HBTs) grown on free-standing GaN (FS-GaN) 
substrates demonstrated a high current gain (hfe) > 110, high current density (JC) > 141 
kA/cm2, and high power density (Pdc) > 3 MW/cm
2. The fabricated GaN/InGaN DG-
HBTs also demonstrated the capability to operate at high temperature environment (250 
C) with increased breakdown voltage (> 160 V).  The first III-N DG-HBT showing fT > 8 
GHz and fmax > 1.3 GHz were also measured.  
III-N HFETs have also been a focused research topic because of the potential in 
high current drive and high breakdown voltage. However, resistive ohmic contacts, 
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normally-on characteristics and a high density of surface states are the major challenges 
for III-N HFETs.  To address these issues, an in-situ doping technique and a unique 
electrode-less wet etching processes were developed. The fabricated recessed-gate 
HFETs demonstrated Vth = 0 V with 0.17 V deviation across the sample. Baliga's figure 
of merit is 240 MW/cm2 was achieved. To improve the switching performance, a remote-
oxygen-plasma treatment was implemented. Current collapse and dynamic on-resistance 
are reduced by 67% after the plasma treatment.  InAlN/GaN microwave HFETs with 
150nm T-gate also achieved current density >1.4 A/mm with maximum transconductance 
(gm) > 250 mS/mm. The measured fT achieved 80 GHz and fmax > 110 GHz. The fT ˟ LG 
product is 12 GHz-m which is among the best results of reported III-N microwave 
HFETs.  
To reduce leakage current in III-N HFETs, a metal-insulator-semiconductor (MIS) 
gate structure with a high-k gate insulator was studied. However, a high density of oxide 
charge, high gate leakage current and large I-V hysteresis are typically observed if the 
ALD deposition process is not optimized. To obtain an optimal ALD deposition, a 2-level 
fractional factorial design of experiment (26-2 DOE) was performed. The fabricated 
normally-on MISFETs showed a minimal Vth shifting (< 5 V), small leakage current (< 1 
pA/mm), and small hysteresis (< 0.5 V). The vertical breakdown field of the gate 
insulator is > 5 MV/cm and the lateral breakdown field of MISFETs is > 1.1 MV/cm 
which are close to the ideal values. Normally-off recessed-gate MISFETs with Vth = 0.9 
V were also fabricated with the remote-oxygen-plasma treatment. Low leakage current (< 
1 pA/mm), high on-off ratio (> 2.2E11), and low sub-threshold voltage slope (< 85 
mV/mm) are achieved. The drain current transient spectroscopy revealed 6 common traps 
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in recessed-gate HFETs and MISFETs with τ = 180 s to 3 ms. A particular trap with τ = 
15 s was only observed in MISFETs. The study on recessed-gate MISFETs not only 
show that the plasma treatment is also beneficial to device performance but also helps to 
identify the possible source and characteristics of traps in III-N HFETs and MISFETs. 
In conclusion, this dissertation covers the complete development and 
characterization on III-N HBTs, HBTs and MISFETs at Georgia Tech. The results not 
only indicated the great potential of III-N transistors for high-power and high-frequency 
applications but also revealed the issues and possible solutions to achieve better 







 INTRODUCTION OF III-NITRIDE MATERIALS AND 
TRANSISTORS 
1.1 Properties and applications of III-N materials 
III-Nitride (III-N) materials, such as gallium nitride (GaN), aluminum nitride 
(AlN), indium nitride (InN), and their ternary and quaternary alloys are formed by 
column-III elements with nitrogen atoms. In recent year, III-N materials become a 
focused research topic because the great advantage in optoelectronic and high-power 
applications than other semiconductors. As shown in Table 1, III-N materials possess 
both the direct bandgap and the wide bandgap ranging from 0.7 eV (InN) to 6.2 eV (AlN). 
The wide bandgap of GaN and AlN enables the blue and ultraviolet (UV) light-emitting 
diodes (LEDs) and laser diodes (LDs) for optoelectronic applications. The wide bandgap 
also provides lower noise than other semiconductors for avalanche photo-detectors 
(APDs). Using ternary or quaternary III-N alloys with InN, such as InGaN or InAlGaN, 
smaller bandgap can be achieved for bandgap engineering. This flexibility of bandgap 
enables the design of optoelectronic devices for light wavelength from UV to infrared 
(IR.) The bandgap engineering on III-N materials also allows the design of different 
heterostructure, such as the quantum well (QW) and the electron blocking layer (EBL) to 
improve the performance of LEDs and LDs.  
For electrical applications, the high breakdown field, resulting from the wide 
bandgap, gives a great advantage to III-N devices over other semiconductors for high-
power and high-voltage applications. Passive III-N devices, such as GaN Schottky diodes, 
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have been intensively studied and commercially available for high-power switching 
applications. III-N transistors have also been demonstrated with breakdown 
voltage >1000V. The bandgap engineering on III-N materials also enables the design of 
heterojunction transistors, such as heterojunction bipolar transistors (HBTs) and 
heterojunction field-effect transistors (HFETs).  In contrary, although silicon carbide (SiC) 
also has wide bandgap, it does not have the flexibility for bandgap engineering. The good 
thermal conductivity of III-N materials provides better heat dissipation, which is 
desirable for high-power optoelectronic and electronic devices. As a result, III-N 
transistors have been considered as the most promising candidate for the next generation 
electronic devices.  
Table 1 Semiconductor Properties at 300 K [1] 
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1.2 Challenges for III-N materials growth and fabrication processes 
Although III-N materials have such attractive benefits than other semiconductors, 
the material epitaxy growth and device fabrication processes are very challenging. For 
III-N epitaxy growth, the hetero-epitaxial growth on foreign substrates and the strain 
management in heterostructures are the major challenges. Because of the cost of III-N 
substrates, III-N materials are usually hetero-epitaxially grown on sapphire, SiC or Si 
substrates. As shown in Figure 1, the lattice constant (a0) of III-N materials varies from 
3.53Å (InN) to 3.11Å (AlN.) Compared to the lattice constant of sapphire (4.78 Å), SiC 
(3.08 Å) and Si (5.43 Å), a lattice mismatch is inevitable. A high density of threading 
dislocations (~108 to109 cm-2) in epitaxial structures is commonly observed originating 
from the strained hetero-epitaxial growth on foreign substrates with lattice and thermal 
mismatches [2]. Those dislocations reduce the performance and lifetime of III-N devices. 
In addition, a lightly strained III-N heterostructure, such as AlN/GaN, may be preferred 
for improving device performance. The strain, however, may result in material cracks and 
defect formation if the growth condition is not well controlled. As a result, the strain 
management in III-N heterostructures is also very challenging to achieve the desired layer 
structure with minimal strain-induced defects. 























































Figure 1. The bandgap and lattice constant of III-N materials [3] 
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On the other hand, fabrication processes are also challenging. For III-N device 
fabrication, etching damage, resistive ohmic contacts and a high-density of surface state 
are typical issues observed on III-N devices. For III-N transistors, these issues severely 
degrade the achievable device performance. To each III-N materials, plasma-enhanced 
dry etching techniques in reactive-ion-etching (RIE) or inductive-coil-plasma (ICP) 
etching tools are typically used [4, 5, 6, 7]. However, nitrogen vacancies [8, 9] or deep 
level traps [10, 11] in III-N materials are commonly observed on etched surfaces because 
of inevitable plasma etching damage. Alternatively, photon-enhanced wet etching 
techniques with electrodes [12] and without electrodes [13, 14] can prevent the plasma 
damage but these wet etching techniques suffer from non-uniform etching if the process 
is not well controlled. The etched rough surfaces and sidewalls result in poor device 
uniformity and contain a high density of surface states. Thus, a uniform low-damage 
etching process is needed for III-N HBTs and recessed-gate HFETs.  
In addition, Schottky rectifying behavior or high contact resistance are commonly 
observed on the metal contacts of III-N devices because of the wide bandgap of III-N 
materials. For III-N transistors, resistive contacts significantly limit the achievable 
current drive and reduce the cut-off frequency. For III-N HBTs, the p-type contacts are 
very challenging because of the inability to achieve highly doped p-GaN or p-InGaN 
layers. Ion implantation [15] and selectively regrown contact region for III-N HBTs [16, 
17] or III-N HFETs [18, 19] help reduce the contact resistance. However, to reduce the 
process complexity and cost, direct ohmic contact formation is still preferred. Several 
different metal stacks and annealing processes have been studied for n-type [20, 21] and 
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p-type contacts [22, 23] However, ohmic contacts still requires further study and 
optimization to achieve lower resistance.  
For III-N transistors, surface passivation and dielectric deposition are also crucial. 
For III-N HBTs, surface recombination current degrades current gain.  Surface states on 
III-N HFETs and MISFETs have been identified as the major cause of current collapse 
and gate-lag behavior. Dielectric passivation using PECVD-grown SiN, ALD-grown AlN 
[24] and HfAlO [25] was reported and showed advantages in the suppression of gate-lag. 
Surface oxidation using rapid-thermal-oxidation [26], chemical oxidation [27], and UV-
Ozone oxidation [28] have been reported to generate a native oxide layer for passivation. 
However, the quality of the dielectric layer and the abrupt heterogeneous interface 
between the dielectric layer and III-N surface still affect the leakage current and the 
stability of III-N HFETs and MISFETs. Therefore, studies on the dielectric deposition on 
III-N materials [29] and the characterization on dielectric/III-N interfaces [30] have been 
a very active research area in the past few years. However, a more comprehensive study 
on the dielectric deposition and interfaces is still required to improve the performance 
and device stability for III-N HFETs and MISFETs. 
In this dissertation, the research work focus on the development and optimization 
of fabrication processes for different III-N transistors. Several unique fabrication 
processes were developed to resolve the issues observed in III-N HBTs, HFETs and 
MISFETs. In the following sections, the up-to-date research results from reported 
literatures and the achieved device performance at Georgia Tech for III-N HBTs, HFETs 
and MISFETs will be discussed. 
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1.3 GaN/InGaN heterojunction bipolar transistors 
Compared to FETs with horizontal structure, the vertical structure of HBTs 
provides higher current density and higher power handling capability, which enables a 
higher device integration level than FETs. Furthermore, HBTs have the better scaling 
ability and the normally-off characteristics which are desired for low-power and high-
speed circuits. Nowadays, III-V HBTs, such as InP/InGaAs and InGaP/GaAs HBTs, have 
been important commercial technologies for wireless communication applications 
because of their ultra-fast switching speed. The reported InP/InGaAs HBT have 
demonstrated with current-gain cut-off frequency (fT) larger than 765 GHz at room 
temperature and 845 GHz at -55 C [31].  The reported power-gain cut-off frequency (fmax) 
reaches larger than 1.1 THz [32]. Nevertheless, the small breakdown voltage, caused by 
the small bandgap of III-V materials, limits the maximum deliverable power of III-V 
HBTs.  
Because of the wide bandgap of AlN and GaN, III-N HBTs are expected to have 
higher power handling capability, higher breakdown voltage and high-temperature-
operation capability than III-V HBTs.  A number of npn AlGaN/GaN HBTs have been 
demonstrated with good current gain and high breakdown voltage [33, 34, 35, 36, 37]and 
the capability to operate at 250 C and 300 C [37, 38, 39]. However, only few of the 
reported npn AlGaN/GaN HBTs are capable of achieving high collector current density 
(JC) greater than 1 kA/cm
2.  This is attributed to the highly resistive p-type base layer 
caused by the high activation energy of magnesium (Mg) dopant. As a result, the 
measured fT is 1 GHz and fmax is below 1 GHz with 10 dB/decade roll-off on the npn 
AlGaN/GaN HBTs [40].  
7 
 
To reduce the base resistance, npn GaN/InGaN HBTs were implemented with a 
Mg-doped InGaN base layer [41, 42]. The activation energy of Mg in p-InGaN (130 eV 
for In0.06Ga0.94N [43]) is lower than that in p-GaN (> 155 eV for GaN [44]) which helps 
achieve higher free-hole concentration and lower base sheet resistance [45, 43]. The re-
growth technique was also used to grow a highly doped p-type contact region after the 
emitter mesa etching step [16, 17]. The re-grown p-layer helps reduce the base contact 
resistance to retain good current gain and collector current drive in regrown npn 
GaN/InGaN HBTs.  However, in the view of manufacture, direct-growth HBTs (DG-
HBTs) are still preferred for simpler device fabrication steps and lower growth chamber 
contamination during regrowth process. Pnp GaN/InGaN DG-HBTs have been 
demonstrated with good current gain (86) and high current density (JC = 7.3 kA/cm
2) [46]. 
On the other hand, npn GaN/InGaN DG-HBTs are less explored because of the inevitable 
plasma etching damage and associated type conversion on p-type base layer during 
fabrication processes [47]. 
At Georgia Tech, the research work was focused on the development of device 
structure and fabrication processes for GaN/InGaN npn DG-HBTs. Nitrogen-
incorporated plasma-enhanced dry-etching process was developed and optimized to 
reduce the etching damage during the mesa etching processes. Different p-type metal 
stacks were used to improve the base contact resistance and the stability of GaN/InGaN 
npn DG-HBTs. The impact of indium content in the base layer was studied to determine 
the optimal layer structure for GaN/InGaN DG-HBTs. The burn-in effect was also 
investigated to reduce the hydrogen passivation in p-InGaN base layer. The fabricated 
GaN/InGaN npn DG-HBTs grown on free-standing GaN (FS-GaN) substrates 
8 
 
demonstrated high hfe > 110, high current density (JC) > 141 kA/cm
2 and high power 
density (Pdc) > 3 MW/cm
2. With Pd-based p-type contacts, current gain hfe >80, JC > 93 
kA/cm2 and Pdc > 1.3 MW/cm
2 were also achieved on GaN/InGaN npn DG-HBTs grown 
on sapphire substrates. The S-parameter measurement on fabricated GaN/InGaN npn 
DG-HBTs showed fT > 8 GHz and fmax > 1.8 GHz. To our best knowledge, the measured 
results demonstrated the highest current gain, current density and cut-off frequency for 
GaN/InGaN npn DG-HBTs to date. 
1.4 III-N heterojunction field-effect transistors 
Field-effect transistors, such as metal-semiconductor field-effect transistors 
(MESFETs) and junction field-effect transistors (JFETs), have also been a focused 
research topic for relatively simpler fabrication processes than HBTs. III-V MESFETs 
[48] and JFETs [49] have been demonstrated with fT > 100 GHz and 45 GHz, 
respectively. To achieve better device linearity, a delta-doped channel with a wide 
bandgap barrier layer is preferred. Therefore, heterojunction field-effect transistors 
(HFETs) or high-electron-mobility transistors (HEMTs) were implemented. III-V HFETs, 
such as InGaAs / InAlAs HFETs, have been demonstrated with fT > 688 GHz and fmax > 
800 GHz [50]. Many MMICs based on III-V HFET technologies have been 
commercialized for wireless communication applications. However, the breakdown 
voltages of III-V MESFETs and HFETs are limited by the small bandgap of III-V 
semiconductors. For high-voltage applications, SiC MESFETs also have been 
demonstrated with breakdown voltage >172 V [51]. However, the operation frequency 
and current drive is much lower than III-V MESFETs and HFETs due to lower carrier 
saturation velocity in SiC.   
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On the other hand, III-N HFETs are expected to achieve comparable operation 
frequency to III-V HFETs with higher operation voltage because of the high carrier 
velocity and wide bandgap of III-N materials. The strong spontaneous and piezoelectric-
polarization effects in III-N materials also enable the formation of two-dimensional 
electron gas (2DEG) at AlGaN/GaN and InAlN/GaN hetero-interface [52].  In 2DEG, a 
high sheet carrier concentration (> 1E12 cm-2) with high electron velocity (2.5×107 cm/s) 
can be achieved simultaneously without intentional doping [53]. Therefore, III-N HFETs 
are expected to be one of the promising devices for the next-generation microwave and 
power electronics.  
Typical III-N HFET structure are gallium-polar (Ga-polar) structure grown on (0, 
0, 0, 1) axis. To date, Ga-polar AlGaN/GaN HFETs grown on SiC substrate can achieve 
the ID,max = 1.2 A/mm,  fT of 70 GHz and fmax of 300 GHz [54]. AlGaN/GaN HFETs 
grown on silicon substrate can achieve the ID,max = 800 mA/mm, fT of 100 GHz and fmax of 
206 GHz because of high defect density caused by larger lattice mismatch [55]. Multiple-
heterojunction structure have also been demonstrated to achieve fT and fmax of 310 GHz 
and 364 GHz, respectively [56]. A high output power density in excess of 10 W/mm at 40 
GHz [57] and more than 2 W/mm at 80.5 GHz [58] were achieved. Extremely high 
output power (Pout) of 500 W was also demonstrated at L-band [59].  
Nitrogen-polar (N-polar) III-N heterojunction can also be grown in (0, 0, 0, -1) 
axis. N-polar heterostructure offers a natural back-barrier and better electron confinement 
for than Ga-polar AlGaN/GaN HFETs. N-polar GaN/AlGaN HFETs have been 
demonstrated with 800 mA/mm, fT = 18 GHz and fmax = 44 GHz [60]. With regrown InN 
contact layers, lower contact resistance can be achieved [61]. However, compared to Ga-
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polar AlGaN/GaN HFETs, lacking of the wide-bandgap barrier layer under gate electrode, 
a larger gate leakage current is expected. The reversed layer structure also causes lower 
transconductance because of the larger spacing between gate electrode and 2DEG 
channel.  Therefore, Ga-polar III-N HFETs are still preferred. To increase current drive in 
Ga-polar HFETs, AlN/GaN HFETs were implemented for the theoretical largest 
polarization of AlN layer. AlN/GaN HFETs are reported to achieve ID,max = 2.03 A/mm 
with fT = 59 GHz and fmax = 102 GHz [62]. However, because of the large lattice 
mismatch between AlN and GaN, the critical thickness of AlN layer is limited at 3~4 nm 
for AlN/GaN heterojunction. High gate tunneling leakage current becomes a serious issue 
with such ultrathin barrier heterostructure. The high strain in AlN layer also leads to 
device instability and short life time for AlN/GaN devices. 
To solve the issue caused by lattice mismatch and to enhance the device 
performance, AlGaN/AlN/GaN HFETs and lattice-matched (LM) InAlN/GaN HFETs are 
proposed. By inserting a thin AlN binary barrier layer in AlGaN/GaN structure, higher 
current drive can still be achieved without the issues in AlN/GaN heterojunction structure. 
As a result, AlGaN/AlN/GaN has become the typical III-N HFETs structure to date. On 
the other hand, lattice-matched (LM) In0.17Al0.83N can be grown on GaN buffer layer to 
achieve stress-free InAlN/GaN heterostructure. Compared to AlGaN/GaN heterostructure, 
InAlN/GaN HFETs also provides higher charge density for higher current drive and cut-
off frequency. To date, the reported InAlN/GaN HFETs on SiC substrate can achieve the 
ID,max = 2 A/mm, fT of 210 GHz [63]. The InAlN/GaN HFETs grown on silicon substrates 
can achieve the ID,max = 1.5 A/mm,  fT of 143 GHz and fmax of 146 GHz [64].  
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However, high contact resistance of III-N HFETs is commonly observed due to 
the wide bandgap of III-N barrier layer. Achievable drain current and cut-off frequency 
fmax are significantly limited by contact resistance. Higher noise is also observed in 
microwave III-N HFETs. Therefore, selective regrown n+ layer [65, 19] and ion 
implantation techniques [66] have been demonstrated to reduce contact resistance of III-
N HFETs. With a high doping level in the contact region, non-alloy contact are 
achievable [61]. However, in the view of process complexity and cost, direct ohmic 
contact formation is still preferred. Ti/Al/Ti/Au and Ti/Al/Ni/Au are now commonly used 
for III-N HFETs. Different annealing conditions have been tested for lower contact 
resistance. However, the achievable specific contact resistance is still > 1E-5 Ω-cm2 and 
a high-temperature post-deposition annealing is required.  
In addition, most of the reported III-N HFETs have normally-on (depletion-mode 
or D-mode) characteristics with threshold voltage of -3 to -6 V [67, 68, 69]. In mixed-
signal integrated circuits and monolithically integrated circuits, GaN MMICs are 
interested research topics. To control the threshold voltage of III-N HFETs, several 
techniques, such as fluorine-treated HFETs [70], p-type III-N gate [71, 72] and tunnel 
junction HFETs [73], have been demonstrated. However, these approaches may have 
issues in ion-implantation damage and poor threshold voltage control across the sample.  
On the other hand, the recessed-gate structure is considered advantageous over those 
approaches for its simplicity and the ability to achieve the desired threshold voltage with 
higher transconductance. However, recess depth control and etching damage are 
challenging for dry-etching techniques.  Photo-electrochemical wet etching techniques 
with electrodes [12] and without electrodes [13, 14] also suffer from non-uniform etching 
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that result in rough etched surface or threshold voltage uniformity issues. Therefore, a 
new etching technique is required for recessed-gate III-N HFETs to achieve low etching 
damage and uniform recess depth.  
Recent study on III-N HFETs also revealed the influence of surface states on 
switching performance and device stability of III-N HFETs. The surface states capture 
electron to form a “virtual gate” which depletes the 2DEG channel when III-N HFETs are 
switched from the off-state to the on-state. Significant current reduction (current collapse) 
and gate-lag behavior were observed on III-N HFETs. To passivate surface states, 
dielectric passivation using PECVD-grown SiN, ALD-grown AlN [24] and HfAlO [25] 
were reported and showed advantages in suppression of gate-lag and current collapse.  
Nevertheless, the abrupt heterogeneous interface between the dielectric layer and III-N 
surface may still contains a high density of interface states. To reduce the density of 
states, a high-quality native oxide formed on the III-N surface before the dielectric 
deposition is desired. Surface oxidation techniques on III-nitride materials, such as rapid-
thermal-oxidation [26], chemical oxidation [27], and UV-Ozone oxidation [28] have also 
been demonstrated to grow a thin native oxide layer for surface passivation. Plasma 
treatment using oxygen plasma [74] or N2O plasma [10] in plasma-enhanced asher or 
CVD tools is another effective approach to grow a thin layer of oxide on III-N materials. 
The previous studies show that the plasma surface treatment helps remove carbon 
contamination and has beneficial effect on the quality of the dielectric/III-N interface. 
However, other studies also indicate that deep levels can be created in the AlGaN barrier 
layer or near the AlGaN/GaN interface due to plasma damage [10, 11]. Therefore, a 
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damage-free plasma surface treatment is required to passivate the surface states without 
the undesired damage to III-N HFETs. 
At Georgia Tech, a novel in-situ doped contact process was developed to reduce 
the contact resistance for III-N HFETs without using ion-implantation and regrowth 
techniques. New Si/Al/Ti/Au metal stacks can achieve 50 % lower specific contact 
resistance from 8E-6 Ω-cm2 to 4E-6 Ω-cm2 with reduced post-deposition annealing 
temperature from 750 C to 650 C.  
With improved ohmic contacts, recessed-gate AlGaN/AlN/GaN HFETs were 
developed using a new electrode-less wet etching technique. Using AlN layer as the etch-
stop layer, a smooth etched surface and potentially uniform device threshold voltage 
control in III-N HFETs were achieved. The fabricated HFETs show that the threshold 
voltage can be shifted from -6 V to 0.06 V after wet etching. The standard deviation of 
Vth is < 0.17 V from 60 fabricated recessed-gate HFETs. The transconductance is also 
increased from 86 mS/mm to 116 mS/mm before and after the recessed-gate etching, 
respectively. High current drive (420 mA/mm), high breakdown voltage (> 1.2 kV) and 
low specific on-resistance (6.6 mΩ-cm2) suggest that the electrode-less wet etching can 
achieve precise control of threshold voltage with good device performance for E/D-mode 
III-N HFETs. 
A novel remote-oxygen-plasma treatment in a plasma-enhanced atomic-layer 
deposition (PE-ALD) system was developed to passivate III-N surface without plasma 
damage. After the plasma treatment, the threshold voltage of recessed-gate 
AlGaN/AlN/GaN HFETs was shifted 0.25 V toward positive. A two-orders-of-magnitude 
reduction of the drain leakage current was observed due to the surface native oxide layer. 
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The capacitance-voltage characteristics of gate diodes showed indistinguishable 
hysteresis.  Improved gate-lag and lowered dynamic on-resistance were observed in the 
fabricated AlGaN/AlN/GaN HFETs after the oxygen plasma treatment.  The results 
indicate that the oxygen plasma treatment using a PE-ALD system is a promising 
approach to improve the device switching performance in III-N HFETs. 
LM InAlN/AlN/GaN HFETs grown on SiC substrates were also fabricated with a 
tri-layer e-beam lithography using PMMA/MMA resist. The InAlN/AlN/GaN HFETs 
with 150nm T-gate demonstrated a maximum transconductance (gm,max) of 250 mS/mm at 
VDS = 3 V and VGS = -4.3 V. The ID,max reached 1.4A/mm at VGS = 1 V and VDS = 10 V. 
The on-resistance (Ron) of 2.24 Ω·mm was measured. For a 2 × 50-m-wide 
InAlN/AlN/GaN HFET, fT of 80 GHz and fmax of 106 GHz was measured at VGS = -5 V 
and VDS = 5 V.  The product of cut-off frequency and gate length (fT×LG) is 12GHz-m, 
which is among the best reported data for InAlN/GaN devices to date. 
1.5 III-N metal-insulator-semiconductor field-effect transistors 
 
Although III-N HFETs demonstrate very promising results regarding current 
drive and breakdown voltage, III-N HFETs still suffers from limited gate voltage swing 
and higher gate leakage current. The problem can be eased by inserting a gate insulator to 
form metal-insulator-semiconductor field-effect transistors (MISFETs.) Different gate 
insulators have been reported on III-N MISFETs, such as SiO2 [75, 76], Si3N4 [77], HfO2 
[78, 79], ZrO2 [79], MgO [80], Sc2O3 [80], TiO2 [81], ZnO [82]and Al2O3 [83, 84] 
deposited by metal-organic chemical-vapor deposition (MOCVD), plasma-enhanced 
chemical-vapor deposition (PECVD) and atomic-layer deposition (ALD). Among them, 
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Al2O3 film deposited by ALD technique is one of the most promising approaches for 
MISFETs because Al2O3 has higher dielectric constant (k) than SiO2 and Si3N4 and larger 
bandgap and thermal stability than other high-k dielectrics such as ZrO2 and HfO2. ALD 
technique also provides uniform deposition and precise thickness control than other 
deposition techniques. However, previous studies indicated that the ALD deposition 
recipe and the post-deposition annealing condition have significant impact on the 
performance of III-N MISFETs with Al2O3 gate insulator, especially for gate leakage 
current and hysteresis [29, 85]. Therefore, an optimized ALD Al2O3 deposition recipe is 
desired for III-N MISFETs.  
In addition, the gate dielectric deposition process may introduce high density of 
interface traps at the insulator-semiconductor interface in III-N MISFETs. To improved 
device performance and reliability for MISFETs, an understanding of the traps arising 
from different processing steps becomes critical for further device fabrication 
optimization. Several studies using deep-level transient spectroscopy (DLTS) have been 
performed to study traps in III-N Schottky diodes [86][87][88]. Drain current transient 
and dynamic on-resistance measurements have also been used to characterize the traps in 
III-N HFETs [89, 90].  These techniques help identify the origins of traps and trap energy 
levels. Through these studies, one can correlate the traps to device performance of III-N 
devices.  
At Georgia Tech, a study on ALD deposition recipe was conducted by exploring 
six variables that are relevant to the ALD Al2O3 gate dielectrics in III-N MISFETs using 
a fractional factorial design approach. The most significant variables and interactions 
were studied for threshold voltage shifting (∆Vth), gate-to-source (GS) diode leakage (IG) 
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and I-V hysteresis (∆Vhysteresis). Based on the results, an optimal processing condition was 
obtained to fabricated normally-on AlGaN/AlN/GaN MISFETs with ∆Vth < 5 V, GS 
diode leakage < 1 pA/mm and I-V hysteresis < 0.5 V.  
With the optimal ALD Al2O3 deposition conditions, a comparison study was then 
performed on recessed-gate AlGaN/AlN/GaN MISFETs with and without the remote-
oxygen-plasma treatment. The remote-oxygen-plasma treatment helps reduce the drain 
leakage current from 100 to 1 pA/mm on the fabricated MISFETs when VGS < -0.5 V. As 
a result, 2.2×1011 on-off ratio is achieved on recessed-gate MISFETs with the use of 
oxygen-plasma treatment, which is three-orders-magnitude higher than the reported value 
of 108 on D-mode MIS-HEMTs [91] and recessed-gate MIS-HEMT [92]. The sub-
threshold slope (S) of MISFETs is < 86 mV/dec, suggesting interface trap are reduced by 
the remote-oxygen-plasma treatment.   
The frequency-dependent and light-illumination C-V measurements both 
suggested that lower trap density can be achieved by the oxygen-plasma treatment. Drain 
current transient measurement was carried out on recessed-gate HFETs and MISFETs to 
study the trap characteristics. Six common traps were identified in HFETs and MISFETs 
while an additional trap was presented in the MISFETs which could be related to 
dielectric-related traps. The results showed that the density of traps with τ of greater than 
2 s are not reduced by the oxygen plasma treatment. However, the density of traps with τ 
< 400 ms can be effectively reduced 30 ~ 70 % by the plasma treatment on HFETs and 
MISFETs. The study not only showed that the plasma treatment is also beneficial to 
MISFETs but also help to identify the possible source and characteristics of traps in III-N 
HFETs and MISFETs. 
17 
 
1.6 The scope of the dissertation 
The purpose of this dissertation is to develop the fabrication processes, to 
characterize the device performance and to investigate the issues for III-N transistors. 
The III-N materials properties, the current development status, and technical challenges 
for III-N transistors, including III-N HBTs, HFETs and MISFETs, have been introduced 
in this chapter. 
Chapter 2 describes the fabrication process development and device 
characterization of GaN/InGaN npn DG-HBTs grown on c-plane FS-GaN and sapphire 
substrates at Georgia Tech. The study on base indium content and different substrates 
will be discussed. The burn-in effect of GaN/InGaN npn DG-HBTs is also included. The 
state-of-the-art d.c. and microwave performance of GaN/InGaN npn DG-HBTs will be 
presented and compared to other reported results in this chapter. 
In Chapter 3, the software simulation, fabrication processes and device 
performance for III-N HFETs, including AlGaN/AlN/GaN HFETs and InAlN/AlN/GaN 
HFETs will be discussed. The influence of epitaxy layer structures, recessed-gate 
structure and source-field plate will be discussed using the simulation software (Synopsys 
Sentaurus.) The influence of a novel electrode-less wet etching will be presented for 
recessed-gate AlGaN/GaN HFETs fabrication. The improvement in gate-lag and dynamic 
on-resistance after the remote-oxygen-plasma treatment will also be shown. The 
measured d.c and microwave performance of InAlN/AlN/GaN HFETs will also be 
presented in this chapter.  
AlGaN/AlN/GaN MISFETs will be discussed in Chapter 4. The influence of the 
ALD deposition process variables is studied on normally-on AlGaN/AlN/GaN MISFETs 
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using a fractional factorial design of experiment (26-2 DOE). The device performance of 
normally-off recessed-gate AlGaN/AlN/GaN MISFETs with and without plasma 
treatment will be presented. The comparison study on C-V measurements and the drain 
current transient measurement for recessed-gate HFETs and MISFETs will be included to 
study the influence of plasma treatment and the trap characteristics in recessed-gate 
AlGaN/AlN/GaN HFETs and MISFETs.    
Finally, a summary of the completed work and the discussion of possible schemes 
toward better devices performance for III-N transistors will be discussed in Chapter 5 in 







 DEVELOPMENT OF GAN/INGAN HETEROJUNCTION BIPOLAR 
TRANSISTORS 
 
2.1 Introduction  
III-Nitride (III-N) heterojunction bipolar transistors (HBTs) have many inherent 
advantages over III-N field-effect transistors (FETs) including normally-off 
characteristics, high-power handling capability and vertical current conduction. Many III-
N HBTs have been demonstrated with very promising results in the past few years. 
However, npn GaN/InGaN direct-growth HBTs (DG-HBTs) are less explored due to 
tremendous technical challenges in material growth and fabrication processes. In this 
chapter, the current development and achievement of npn GaN/InGaN DG-HBTs at 
Georgia Tech will be discussed.  
In this study, we focus on the development of fabrication processes to improve the 
device performance and stability. A nitrogen-incorporated dry-etching process was 
developed to overcome the issues of etching-induced damage for GaN/InGaN DG-HBTs. 
A study on different p-type contact metals was also conducted to improve the base 
resistance and device stability. We also studied different indium content in the base layer 
for better device performance and base recombination current. An In0.03Ga0.97N base layer 
was chosen for achieving lower defect density and reduced bulk recombination current in 
GaN/InGaN DG-HBTs. To reduce hydrogen passivation in p-InGaN layer, the burn-in 
effect in DG-HBTs was also investigated by a constant current stressing. A comparison 
study showed that free-standing GaN (FS-GaN) substrates provide better heat dissipation 
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and lower bulk-related recombination current than sapphire substrates. As a result, the 
fabricated GaN/In0.03Ga0.97N DG-HBTs on FS-GaN substrates achieve high current gain 
(hfe > 110), high current density (JC > 141 kA/cm
2) and high power density (Pdc > 3 
MW/cm2). With Pd-based p-type contacts, the DG-HBTs grown on sapphire substrates 
also show hfe > 80, JC > 93 kA/cm
2 and Pdc > 1.3 MW/cm
2. High-temperature operation 
capability up to 250C is achieved with an increased breakdown voltage (BVCEO) up to 
160V for DG-HBTs on FS-GaN substrates. For microwave characteristics, the highest 
cut-off frequency fT > 8 GHz and fmax > 1.8 GHz are achieved for the DG-HBTs on 
sapphire substrates. Based on the measured d.c and microwave characteristics, a small-
signal model for III-N HBTs is developed to explore the limitation of III-N DG-HBTs. 
These results represent the state-of-the-art d.c and microwave performance for III-N 
HBTs reported to date. 
2.2 Device fundamentals  
Unlike field-effect transistors (FETs) controlled by the majority charge carrier in 
a horizontal channel (majority-carrier devices), bipolar-junction transistor (BJTs) and 
heterojunction bipolar transistor (HBTs) are controlled by the vertical minority-carrier 
distribution in the base layer (minority-carrier devices). Because BJTs and HBTs consist 
of two back-to-back pn homojunctions or heterojunctions, the junctions prevent the 
current flowing through the transistor. Therefore, BJTs and HBTs have normally-off 
characteristics.  
At forward-active condition, BE junction is forward-biased while BC junction is 
reverse-biased. The current flow through the BE junction (IE) and BC junction (IC) can 
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then be described by the diffusion current equations of the pn junction. As shown in 
Figure 2, for example, the IE and IC of a npn bipolar transistor can be expressed as:  
 
BpEnE III   
(1) 
 
CnC II ~  
(2) 
where IEn and ICn are the electron current flowing through the BE and BC junctions, 
respectively. IBp is the back-injected hole current from the base to emitter. Because BC 
junction is reverse biased, the hole injunction from base to collector is neglected. The 
base current (IB) can be expressed as the difference between IC and IE:   
 
BpBrBpCnEnCEB IIIIIIII  )(  
(3) 
where IBr represents the change of electron caused by carrier recombination when 












Figure 2. The band diagram of an npn bipolar transistor at forward-active condition. 
 
The ratio between IC and IB is then defined as the common-emitter d.c. current 
























  (5) 
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Based on the current gain definition, the recombination current (IBr) needs to be 
minimized and the ratio between IC and IBp has to be increased to achieve high current 
gain. Using the diffusion current equation of pn junctions, the ratio of IC and IBp can be 















,where DnB and DpE are the electron diffusion coefficient in the base and hole diffusion 
coefficient in the emitter. XE and XB are the thickness of emitter and base, respectively.  
NE and NB are the free-carrier density of emitter and base layer. According to Equation 
(6), a thin base layer (smaller XB) with a high carrier mobility (larger DnB) and a heavily 
doped emitter layer (higher NE) are preferred to achieve higher current gain.  
On the other hand, ΔEg (= Eg,emitter - Eg,base) is the bandgap difference of the emitter 
and base layers for a graded BE junction. For an abrupt BE junction, the conduction band 
energy difference (ΔEc) replaces the ΔEg in Equation (6). Therefore, an emitter layer with 
wider bandgap than base layer is preferred to enhance the ratio of IC and IBp for higher 
current gain. Thus HBTs with wider bandgap emitter are considered superior to BJTs. 
For the recombination current, IBr includes four recombination current 
components caused by different recombination mechanisms at different locations [93]: 
 
contBsurfBscrBbulkBBr IIIII ,,,,   
(7) 
,where IB,bulk is the bulk recombination current in the neutral base region. IB,scr is the 
recombination current in the BE space-charge region. IB,surf is the surface recombination 
current in the exposed extrinsic base surface region. IB,cont is the interface recombination 
current at the base contact. The recombination current in the neutral base region (IB,bulk) 
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(8) 
,where n0 is the excess carrier concentration at the emitter-side edge of depletion 
region for BE junction. n0 is exponentially dependent on the BE junction voltage 
(exp(VBE/kT)). Therefore, IB,bulk increases with VBE with an ideality factor of 1. τn is the 
effective electron life time in the p-type base layer. Thus, to reduce IB,bulk, a low-defect 
thin base layer is required for larger τn and smaller XB. However, the base sheet resistance 
increases and the achievable current drive degrades when the base layer thickness is 
reduced. Thus a trade-off exists between the current gain and current drive for bipolar 
device design.   
The BE junction space-charge recombination current (IB,scr) is proportional to the 







II BEscrB   (9) 
,where IB,scr increases with  VBE but with an ideality factor of 2. I0 depends on the carrier 
lifetime in different materials and device designs. Therefore, a low-defect BE junction is 
required to reduce IB,scr. 
The surface recombination current (IB,surf) is affected by the surface states and 
recombination centers on the exposed extrinsic base surface. To reduce IB,surf, surface 
passivation using dielectric deposition helps improve current gain for bipolar transistors. 
IB,cont is the recombination current near the base contacts. However, because the short 
minority carrier life time in the base layer, IB,cont usually can be neglected if the base 
contacts are not patterned by self-aligned processes.   
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Unlike IB,bulk  and IB,scr which are proportional to emitter area (AE), IB,surf and IB,cont 
are proportional to emitter perimeter (LE). To investigate the base current components in 
fabricated devices, normalized current density (JC/) at a fixed JC is plotted against the 
emitter’s perimeter-to-area ratio (LE/AE) to extract the perimeter-dependent 
recombination current (Kperimeter in A/cm) and the area-dependent current component 
(Jarea in A/cm
2).  The relationship of JC/, Kperimeter, and JBulk can be expressed as follows: 















where  is the d.c. current gain (IC/IB), LE is the emitter perimeter, and AE is the emitter 
area. Kperimeter is extracted from the linearly-fitted slope of JC/ data points. Jarea, is 
calculated from the intercept of the y-axis (LE/AE = 0.) For III-N HBTs without self-align 
process, IB.cont is neglected and the Kperimeter represents the BE junction surface 
recombination current density (KB,surf = IB,surf / LE). On the other hand, the Jarea, includes 
the bulk recombination current density in the neutral base region (JB,bulk = IB,bulk / AE), the 
recombination current in the space-charge region of BE junction (JB,scr= IB,scr / AE) and 
the back-injected base current (IBp).  
For GaN/InGaN DG-HBTs, the highly-doped emitter and bandgap difference 
between GaN emitter and InGaN base help to reduce IBp. Our previous study on the 
relationship of  and IC indicates that Jarea is dominated by JB,bulk [1]. The EL 
measurement of GaN/InGaN DG-HBTs also indicates that the recombination process 
mostly occurs in the InGaN layer [95]. As a result, Jarea is dominated by JB,bulk and 
Equation (10) can reveal the amount of KB,surf and the JB,bulk.  
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For microwave performance of BJTs and HBTs, scattering parameters (S-
parameters) can be directly measured by a vector network analyzer (VNA) or power 
network analyzer (PNA) with proper calibrations to remove the parasitic capacitance and 
inductance in the measurement system. With the measured S-parameters, the h21 
parameter can be obtained by the following equation [96]: 
 










  (11) 
,where h21 represents the ratio of the output current at collector and the input current at 
base, which is the current gain of the transistor. Thus, the unity current gain frequency (fT) 
can be defined at where h21 reaches unity. However, h21 value may not reach 0dB during 
the measured frequency range. Therefore, in practice, |h21|
2 is plotted in the power gain 
chart against the measurement frequency. A 20 dB/decade line fitting is drawn on the 
measured |h21|
2 curve to determine fT . 








For npn bipolar transistors, τec is the electron transit time from the emitter contact 
to the collector contact. Considering the layer structure, τec can be separated into four 
transit time components:  
 
cscbeec    (13) 
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,where η is the base current ideality factors. Cje and Cjc are the junction capacitance of the 
BE and BC junctions, respectively. It can be seen that a shorter τe can be achieve by 
increasing IC. Therefore, a high current density is required to achieve higher fT. On the 
other hand, Cje and Cjc can be reduced by shrinking the device area. Therefore, submicron 
bipolar devices are preferred to better microwave performance. A lower capacitance can 
also be achieved by lowering the doping levels in devices. However, reducing doping 
level increases the emitter and collector resistances and degrades device performance. 
The second term τb is the base transit time for electron to travel through the 










  (15) 
,where ν depends on the magnitude of base quasi-electric field caused by bandgap 
engineering or base doping. Therefore, a thin base layer is desired for a lower τb. In 
addition, a quasi-electric field in the base layer is also preferred to accelerate the carrier 
transport in the base layer to achieve higher fT.  
The third term τsc is the BC junction space-charge transit time, which is the time 










,where Xdep is the width of BC junction depletion region and vsat is the electron saturation 
velocity. Therefore, VCB cannot be high for a smaller Xdep to achieve lower τsc. Some BC 
junction designs are used to enhance vsat for reducing τsc. 
The last term τc is the collector charging time which is the RC charging time 
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(17) 
Apparently, lower emitter resistance (rE) and collector resistance (rC) are required. 
A highly-doped sub-collector layer underneath a lightly-doped collector layer is typically 
used to achieve low rC and low Cjc. A degenerately-doped emitter cap layer is also used 
to reduce rE.   
The measured S-parameters can also be used to calculate the stability factor, 
maximum available gain (MAG), maximum stable gain (MSG) and Mason’s unilateral 
gain (U) for the maximum oscillation frequency (fmax) of the transistor. 
For a microwave transistor as a two-port network, the stability determines 
whether the device oscillates at certain mismatch conditions. Based on the measured S-

















If K > 1, the transistor is unconditionally stable, which means that the transistor does not 
oscillate at any matching conditions unless a negative impedance is used. Therefore, the 
maximum available gain (MAG) presents the maximum power gain of the transistor as 








MAG    when K>1 
(19) 
However, if K < 1 at certain frequencies, the transistor may oscillate at mismatched 
conditions. Therefore, the maximum power gain is limited to the maximum stable gain 












In addition, the Mason’s unilateral gain (U) is also typically used for evaluating 
transistors. Using Z-parameters derived from S-parameters, U can be calculated by the 
following equation [97]: 
 












Compared to MAG and MSG, U represents the device characteristic and is not affected 
by the under lossless, reciprocal embedding. Therefore, it is typically used as a figure-of-
merit for transistors. In practice, MAG (or MSG) and U are typically both used to 
determine the maximum oscillation frequency (fmax) where the power gains reach unity.  
A 20 dB/decade line fitting is also typically drawn to determine fmax if power gain does 
not reach 0dB within the frequency range. 
When considering the emitter and collector resistance of a bipolar transistor, the 












,where (RC)eff is the effective RC time constant which takes all the parasitics into 
consideration. Assuming that jceT Crf /12  and no distributed BC junction RC network 
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(23) 
The equation of fmax suggests that a low base resistance (rB) is important for achieving 




2.3 Epitaxy layer structure  
Based on the basic device fundamentals discussed above, the layer structure of 
GaN/InGaN HBT in this study follows these design considerations. Wide-bandgap GaN 
emitter, low-resistance thin InGaN base layer, lightly doped GaN collector and 
degenerately doped sub-collector are used to achieve better device performance. Single-
pass epitaxy growth without re-growth process is also used because of simpler device 
fabrication processing steps and possible growth chamber contamination.  
The GaN/InGaN npn DG-HBT layer structures were grown in a Thomas-Swan 
MOCVD system by Prof. Dupuis group at Georgia Tech. Two layer structures 
(“Structure-A”: GaN/In0.03Ga0.97N DG-HBTs and “Structure-B”: GaN/In0.05Ga0.95N DG-
HBTs) were chosen for the study on the indium content in the base layer. To compare the 
impact of different substrates, the same device structure (Sample-A: GaN/In0.03Ga0.97N 
DG-HBTs) was grown on free-standing GaN (FS-GaN) and sapphire substrates. All the 
samples have similar epitaxial layer structures except for the indium composition in the 
base layers and different substrate materials, as shown in Table 2.  The electron and hole 
concentrations were calibrated in test samples prior to actual DG-HBT epitaxial material 
growth runs.  Detailed epitaxial growth techniques are similar to our earlier report [100].   
The layer structure growth starts with a 2500-nm unintentionally-doped (UID) 
GaN buffer layer directly on c-plane FS-GaN substrates and sapphire substrates, followed 
by a 1000-nm highly-doped n+-GaN sub-collector layer (n = 3×1018 cm-3) and a 500 nm 
n-type GaN collector layer (nc = 1×10
17 cm-3).  To mitigate the conduction band 
discontinuity at the base-collector hetero-junction and the electron blocking effect, the 
base-collector grading layer is applied. Approximately the same magnesium 
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concentration ([Mg]~ 4×1019 cm-3) and the free-hole concentration (pB~ 1×10
18 cm-3) in 
p-InGaN base layer were grown for both designs.  After the p-InGaN base layer growth, 
the base-emitter grading layer is also applied to improve the interface and emitter 
materials quality. The heavily doped emitter layer is incorporated to facilitate low emitter 
contact resistance, to reduce the Mg-related memory effect, and to enhance the emitter 
injection efficiency. After the layer growth, an 800C annealing process in a nitrogen 
environment is used to activate the p-type InGaN layer. 






concentration Structure-A Structure-B 




(x = 0–0.03) 
InxGa1-xN 
(x = 0–0.05) 
30nm n = 1 × 1019 cm−3 
Base 
InxGa1-xN 
(x = 0.03) 
InxGa1-xN 
(x = 0.05) 




(x = 0.03–0) 
InxGa1-xN 
(x = 0.05–0) 
30nm n = 1 × 1018 cm−3 
Collector GaN GaN 500nm n = 1 × 1017 cm−3 
Sub-collector GaN GaN 1000nm n = 3 × 1018 cm−3 
Buffer layer GaN GaN 2500nm UID 
Sapphire or FS-GaN Substrate 
 
2.4 Development of fabrication processes 
2.4.1 Fabrication process flow 
In Figure 3 (a), the device fabrication process starts with a three-step chlorine-
based mesa etching in a STS™ inductively coupled plasma (ICP) etching system using e-
beam evaporated SiO2 layers as etching masks.  The first mesa etching step is to isolate 
the GaN/InGaN DG-HBTs by removing the highly conductive sub-collector layer. The 
following etching process is used to expose the base layer, and the third mesa etching 
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stops at the sub-collector to expose the contact area for collector contacts. After the ICP 
etching steps, DG-HBT samples are treated in a diluted KOH/K2S2O8 solution under the 
ultraviolet light illumination to remove the dry-etching-induced damage [101]. 
Ti/Al/Ti/Au and Ti/Al/Ti/Pt metal stacks are patterned and annealed in a nitrogen 
environment for the collector and emitter contacts, respectively. Different p-type metal 
stacks, including Ni/Ag/Pt, Ni/Au and Pd/Ni/Au, are patterned and annealed at 500C for 
1minute in air to investigate the impact of base metals to device characteristics and 
reliability. The schematic cross-section of completed DG-HBTs is shown in Figure 3 (b). 
Figure 4 is the actual scanning-electron microscopy (SEM) picture of a 4×10 μm2 DG-
HBT prior to the passivation steps. Benzocyclobutene (BCB) layer is used to passivate 
the samples, followed by a via-hole opening dry etching in an ICP etching system. A 
thick Ti/Au layer is patterned to form the probing pads and co-planar waveguide 
configuration for microwave characterization.  
(a)    (b) 
Device isolation etching 
 
↓ 
Emitter-base mesa etching 
↓ 










BCB passivation and via-hole etching 
↓ 
Metal 1 
Figure 3. (a) The fabrication process flow and (b) the schematics of the direct-growth GaN/InGaN 
npn DG-HBT before passivation. 
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n+-GaN sub-Collector (1000 nm)
n-GaN Collector (500 nm)















                         
Figure 4. A SEM picture of an AE = 4×10 μm2 DG-HBT prior to the device passivation.  
 
2.4.2 Nitrogen-incorporation dry etching process  
For npn GaN/InGaN DG-HBTs with etched-mesa structure, a low-damaged dry 
etching process is desired to achieve smooth mesa sidewalls and surfaces as shown in 
Figure 5 (a).  However, rough mesa sidewalls and damaged surfaces are typically 
observed as show in Figure 5 (b) if the dry etching process is not optimized. To explore 
an optimal etching recipe, a study on dry etching process with different etching gas was 
conducted on the etched p-InGaN surface of DG-HBT samples.   
 
     








The etching process study was carried out in a STS™ ICP etching system with a 
chlorine-based etching gases. Five npn DG-HBT samples were cut from the same 
GaN/In0.05Ga0.95N DG-HBT sapphire wafer (Wafer ID: 1-1391-6) to eliminate the 
variation caused by the epitaxial growth. The 5 samples were etched by different mixture 
of etching gases using the same RF plasma power in the STS-ICP system. N2 and BCl3 
with different flow rates were incorporated in Cl2-based dry etching process to study 
different mixture of etching gases during the etching process. The detailed gas flow rate 
and plasma power and measured etching rate are summarized in Table 3. After the p-
InGaN layer was exposed by the dry-etching process, Ni/Ag/Au p-type contacts were 
patterned on the etched surface and annealed at 500C for 1 minute in air to form the 
transmission-line-model (TLM) patterns for I-V measurements.  




























2 2.5 0 ~500 
3 2.5 2 ~500 
4 0 2 ~600 
5 0 5 ~600 
  
The measured I-V curves of 80 m-wide TLM pads with 4 m-spacing on each 
sample are plotted in Figure 6 and the extracted performance are summarized in Table 4. 
Sample-1 was etched with a low etching rate (< 200Å/min) when no BCl3 and N2 gas is 
used. The measured TLM I-V curve shows very resistive TLM contacts (differential 
resistance > 3 GΩ at 5 V) and no turn-on characteristics. This results suggest that Cl2-
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based dry etching process requires additional etching species to enhance the etching 
process on III-N materials [102].  
On the other hand, Sample-2 (BCl3-incorporated etching) and Sample-4 (N2-
incorporated etching) show a higher etching rate than Sample-1. Although Schottky 
rectifying I-V curves are still observed, the TLM I-V curves show improved conduction 
current and differential resistance than Sample-1. A higher conduction current of 18.5 A 
is observed with a lower turn-on voltage of 1.1 V on Sample-4 while Sample-2 shows 6.5 
A conduction current and 2.5 V turn-on voltage. A lower differential resistance is also 
observed on Sample-4 than Sample-2. Therefore, N2-incorporated dry etching process 
seems more preferred than BCl3-incorporated process. This may suggest that the 
additional N2 gas may help reduce nitrogen vacancy on the dry-etched III-N surface.  
This result is similar to the post-etching N2-plasma treatment which is used to recover the 
etch-damaged III-N surfaces [103]. However, when increasing the N2 concentration in 
the etching gas (Sample-5), the conduction current is reduced by 27 % to 13.5 A with an 
increased turn-on voltage of 2 V. In addition, sample-3 which is etched with both BCl3 
and N2 also shows high resistance (>13 MΩ) and low conduction current (<70 nA). Thus 
the results indicate excess BCl3 and N2 cause surface damage to p-InGaN surface which 
is not preferable for the dry etching process. 
Conclusively, the results suggest that a small amount of nitrogen gas incorporated 
in Cl2-based dry etching process is beneficial to achieve better etched p-InGaN surface 
for lower turn-on voltage of Schottky contacts, higher conduction current and lower base 
resistance. However, the Schottky base contacts still limits the base current and the 
stability of GaN/InGaN DG-HBT is degraded due to the enhanced electromigration of 
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base contacts. A more reliable p-type metal stack with lower contact resistance is 
required for npn GaN/InGaN DG-HBTs. 


















































Figure 6. The measured I-V curves of 80 m-wide p-InGaN base TLM pads with 4 m spacing on 
DG-HBT samples etched by different recipes (wafer ID: 1-1391-6 )  
 
Table 4. A summary of measured p-InGaN base TLM I-V performance on DG-HBT samples etched 
by different recipes (wafer ID: 1-1391-6 ) 
Sample Turn-on voltage (V) 
Conduction current  
(A) (at 5V) 
Differential 
resistance (MΩ) 
 (at 5V) 
1 >5 0.014 >3000 
2 2.5 6.7 0.226 
3 >5 0.07 13.7 
4 1.1 18.5 0.138 
5 2 13.5 0.14 
 
2.4.3 Pd-based p-type base metal  
Although the nitrogen-incorporated dry etching process improves the p-InGaN 
contacts, the Schottky p-type base contacts lead to a quick contact failure and short 
device life time when being stressed at a high current density. In Figure 7, we observed 
that a Ni/Ag/Pt (300/500/500Å) p-type contact on a GaN/InGaN DG-HBT suffered 
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significant leakage current after being stressed at high current [1]. The SEM image 
showed the defect-enhanced catastrophic damage at the base-emitter junction after a high 
base current stressing. Many vacancies were observed near the edge of Ni/Ag/Pt metal 
pads. Several spheres and cracks were also generated near the edge of emitter mesa. 
These may be attributed to the Ag-Ga solid solution formed after base contact annealing 
[104]. The base current concentrated at several conductive paths and melted the alloyed 
Ag-Ga layer because of the highly resistive p-type contacts. The melted material then re-
deposited on the surface to form these spheres and cracks shown in the SEM image.  
 
       
Figure 7. (a)The I-V characteristics of BE junction with Ni/Ag/Pt p-type contacts [1] and (b) The 
SEM images of melted Ni/Ag/Pt p-type metal contacts after a high current stressing. 
 
To prevent p-type contact failure,  Ni/Ag/Pt metal stacks were replaced by Ni/Au 
stacks (50/50Å). Compared to Ni/Ag/Pt contacts, Ni/Au stacks has less inter-diffusion 
during the post-deposition annealing. The higher melting temperature of Ni and Au also 
makes N/Au contacts more robust at high temperature.  As a result, the Ni/Au p-type 
contacts showed a more robust contact performance under repeated current stressing 
without observable contact failure, as shown in Figure 8 (a).   However, the common-







emitter famity curves of a GaN/InGaN DG-HBT with Ni/Au base contacts showed that 
the offset voltage (Voffset) and the knee voltage (Vknee) were increased by 2 V after 
stressing, as shown in Figure 8 (b).  The d.c current gain ( = IC/IB) was also reduced 
slightly from 20 to 19.  Further study indicated that the device degradation is permanent 
and leads to a leaky BC junction at reverse bias. The leaky BC junction may be attributed 
to the enhanced electromigration of the metal species in the etched p-type base layer at 
high junction temperature during the constant current stressing. Additional conduction 
paths are formed between the base metal contact and the underlying extrinsic collector 
region, which leads to increased offset voltage and device performance degradation.   
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Figure 8. (a) The SEM images of Ni/Au base metal and (b) the common-emitter family curves of a 20 
× 20 m2 GaN/InGaN DG-HBT with Ni/Au base contacts before and after high current stressing. 
To further improve the stability of p-type contacts on GaN/InGaN DG-HBTs, 
Pd/Ni/Au contacts (100/200/300Å) were tested. Pd has lower diffusion coefficient in 
InGaN layer than Ni [22] which can prevent the possible electromigration of the metal 
species in the etched p-InGaN base layer. In Figure 9, the I-V characteristics of 80 m-
wide Ni/Au and Pd/Ni/Au TLM patterns with 4, 8, 16, and 32 m spacing on p-type 
InGaN base layer show that the conduction current is three-times higher at 5V on the 
Pd/Ni/Au contacts although it is still non-ohmic. In Figure 9 (b), a constant current 
Emitter metal 
Emitter mesa 




stressing test is shown by monitoring the change of the base-emitter voltage (VBE) on two 
GaN/InGaN DG-HBTs with the same emitter area (AE = 20 × 20 m
2) but Ni/Au and 
Pd/Ni/Au p-type base contact schemes. A constant IB of 100 A and VCE of 10 V were 
chosen for the stressing condition in these tests. The VBE of the DG-HBT with Ni/Au 
contacts became unstable and a large amount of voltage drop was observed when the 
stress time was greater than 10 min. The reduced VBE of Ni/Au contacts is attributed to 
the formation of additional leakage path during the current stressing.  The device with 
Pd/Ni/Au p-type contact show lower VBE than that of Ni-based contacts which is 
consistent to the TLM results.  The VBE remained relatively stable (VBE < 17 mV) over a 
1-hour constant current stressing, indicating no significant contact property changed 
during the current stressing. As a result, Pd/Ni/Au metal stacks are applied on 
GaN/InGaN DG-HBTs on sapphire substrates to achieve better device performance and 
stability. 
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Figure 9. (a) The I-V characteristics of 80 m-wide Ni/Au and Pd/Ni/Au p-type TLM patterns and (b) 
The time evolution of VBE for GaN/InGaN HBTs under a constant IB stressing condition in the 





2.5 D.c. characteristics of GaN/InGaN DG-HBTs 
The fabricated GaN/InGaN DG-HBTs were characterized using a Keithley 4200 
semiconductor characterization system (SCS-4200) for d.c characteristics at room 
temperature. Agilent B1505A curve tracer was used to measure the quasi-static 
characteristics of GaN/InGaN DG-HBTs by pulse measurements.  
2.5.1 Study of indium content in base layer  
To study the impact of indium content to DG-HBTs, Structure-A and Structure-B 
DG-HBTs on sapphire substrates (Structure-A for 3% indium content (wafer ID:1-1392-6) 
and Structure-B for 5% indium content (wafer ID: 1-1391-6)) were fabricated and 
characterized at room temperature [100, 105, 106]. Figure 10 (a) shows measured 
Gummel plots of GaN/InGaN DG-HBTs at VCB = 0 V.  The emitter area (AE) is 20 × 20 
m2 for both devices. The lower voltage of cross-over point for Structure-B (4.3 V vs 4.5 
V) indicates the lower base resistance of Structure-B DG-HBTs but the higher cross-over 
current (230 nA v.s 800 nA ) may indicate more recombination current in the base layer. 
Beyond the cross-over point, the differential current gain (hfe ≡dIC/dIB) increases 
monotonically and reaches 60 at VBE = 13 V for the Structure-A device and 50 at VBE = 
11 V for the Structure-B device.  Figure 10 (b) shows the common-emitter family curves 
of both DG-HBTs. Structure-A shows larger maximum JC (6.25 kA/cm
2) than the 
Structure-B (5 kA/cm2) at IB = 500 A. The larger knee voltage (Vknee) in Structure-A (12 
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Figure 10. (a)The Gummel plots and (b) the common-emitter characteristics of a Structure-A DG-
HBT (solid lines; wafer ID:1-1392-6) and a Structure-B DG-HBT (dashed lines; wafer ID: 1-1391-6) 
with AE = 20 × 20 m2 grown on sapphire substrates 
In Figure 11, JC/ points measured at JC = 100 A/cm2 and 50 A/cm2 are plotted 
against the emitter’s perimeter-to-area ratio (LE/AE) to extract the perimeter-dependent 
surface recombination current (KB,surf) and the area-dependent current component (JB,bulk) 
to investigate the base recombination current for Structure-A and Structure-B DG-HBTs 
respectively.  For a given JC, the lower KB,surf in Structure-B devices may indicate that the 
surface recombination velocity decreases as the indium composition increases. The 
increased JB,bulk in Structure-B DG-HBTs may be attributed to increased growth-related 
defects such as dislocations and the V-defect formation. These results indicate that a 
higher indium composition in the base layer helps achieve lower base resistance and 
reduces the KB,surf.  These benefits, however, are compromised by the significantly 
increased JB,bulk, resulting in a lower current gain. Therefore, to achieve lower higher 
current gain, higher power density and better microwave performance, Structure-A (3% 







































Figure 11. A plot showing JC/ versus the emitter perimeter-to-area ratio (LE/AE) at JC = 50 and 100 




Table 5 A summary of JBulk and KB,surf at different JC for Structure-A and Structure-B DG-HBTs. 
Device Structure 
JC = 100A/cm






(wafer ID: 1-1392-6) 
1.79 1.66 × 10-3 0.8 1.16 × 10-3 
Structure-B 
(Wafer ID:1-1391-6) 
6.36 6.1 × 10-4 4.2 2.9 × 10-4 
 
2.5.2 Study of constant current stressing and burn-in effect 
To reduce the JB,bulk, the burn-in effect in GaN/InGaN DG-HBTs was also studied. 
As shown in Figure 12, a Structure-B DG-HBT (AE = 20×20 m
2) was stressed at 
constant IB = 200 A and VCE =15 V for a period of 50 minutes to explore the time-
dependent device performance evolution.  It was observed that IC first increased and then 
reached a stabilized value of 9.7 mA beyond the stress time > 30 min.  At the same time, 
VBE dropped slightly from 12.4 V to 12 V for stress time > 20 min.  After the 50-minute 
constant-base-current stressing, the peak hfe was increased from 42 to 66 and stayed 
unchanged afterward for > 1 month.  The contact properties for emitter, base, and 
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collector remained unchanged before and after the burn-in process. This phenomenon is a 
direct analogy to what has been reported in MOCVD-grown InP/InGaAs or InGaP/GaAs 
HBTs, known as “the burn-in effect” [107, 108, 109].  It is known that the hydrogen 
passivation may be significant in MOCVD-grown Mg-doped p-type III-N epitaxial 
layers.  Atomic hydrogen forms complexes with Mg in p-type III-N materials and a post-
growth annealing step needs to be used for the free-hole activation of InGaN:Mg [110, 
111].  Similarly, a post-processing current stressing may induce a high junction 
temperature which is helpful to reduce or eliminate the hydrogen passivation in the p-
InGaN base layer of DG-HBTs.   



































Figure 12. Time-dependent IC and VBE measure for a Structure-B DG-HBT (wafer ID: 1-1391-6) with 
AE = 20 × 20 m2 under constant base current stressing (IB = 200 A). 
 
The base recombination current components were then extracted from stressed 
Structure-B GaN/InGaN DG-HBTs and compared with those obtained prior to the device 
burn-in at JC = 100A/cm
2, as shown in Figure 13.  The results show that KB,surf  remains 
approximately unchanged before and after the current stressing.  However, JB,bulk is 
reduced from 6.2 A/cm2 to 3.8A/cm2 after the burn-in.  As a result, the reduction in JB,bulk 
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through the device burn-in suggests that the hydrogen passivation in the p-type region is 
alleviated.   







































 Before burn-in 
 After burn-in
 
Figure 13.  (JC/ ) plotted against (LE/AE) for a Structure-B DG-HBT (wafer ID: 1-1391-6) before and 
after the device burn-in procedure.  
Small-signal capacitance-voltage (C-V) measurements were performed for both 
BE and BC junctions of Structure-B DG-HBTs before and after the device burn-in. Since 
the emitter is degenerately doped (2×1019 cm-3), the emitter electron concentration is at 
least one order of magnitude higher than the free-hole concentration in the base.  
Consequently, the depletion width of the BE junction falls mostly in the base layer.  
Similarly, the depletion region of the BC junction falls mostly in the lightly-doped 
collector region.  For a one-side abrupt junction, the depletion capacitance can be 












where ε0 is the free-space permittivity. εs is the relative permittivity of the lower-doped 
side of the junction. A is the junction area. Vbi is the built-in potential that includes the 
heterojunction bandgap discontinuity. N is the free carrier concentration of lowly-doped 
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semiconductor. Therefore, for the BE junction with lowly-doped p-type base layer, the 
free hole concentration in the base layer (pB) can be determined by the slope (S) of the 










  (25) 
Likewise, the free-electron concentration of lowly-doped collector (nC) can be 
determined from the slope of 1/C2 for the BC junction.  Figure 14 shows 1/C2 curves for 
the reverse-biased BE junction and the BC junction, respectively, for a Structure-B DG-
HBT with emitter are (AE) = 40×40 m
2 and collector area (AC) = 65×100 m
2.  The C-V 
measurement is carried out in an Agilent 4284A LCR meter at a frequency of 1 MHz.  
The slope of 1/C2 is extract at 0 to -2V because the slope is reduced at higher reverse bias 
voltage when the lowly-doped side starts to be fully depleted. Before the burn-in step, pB 
is 8.76×1017 cm-3 and nC is 1.1×10
17 cm-3.  After the constant base-current stressing, pB is 
increased to 1.16×1018 cm-3, which corresponds to > 25 % increase in the free hole 
concentration.  On the other hand, the 1/C2 curve and nC for the BC junction remain 
approximately unchanged, indicating that the measured BC junction remains unchanged 
after the device burn-in.  The extracted Vbi for the BE junction is ~ 4.1 V and Vbi for the 
BC junction is 4.3 V. The large Vbi is attributed to the Schottky barrier at the base contact. 
Based on the results, we conclude that the post-processing current stressing method is an 
effective approach to improve the III-N HBTs’ performance by reducing the bulk 
recombination current and by increasing free-hole concentration in the p-InGaN base. 
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Figure 14.  1/C2 versus applied voltage for the BE and the BC junctions of a Structure-B (wafer ID: 
1-1391-6) DG-HBT with AE = 40 × 40 m2 before (dashed lines) and after (solid lines) device burn-in.   
 
 
A similar post-fabrication burn-in procedure was also applied on Structure-A DG-
HBTs. The device under test has AE = 20 × 20 m2 and the burn-in step was carried out 
at IB = 200 A and VCE = 15 V. Figure 13 shows the Gummel plots and the common-
emitter family curves for a Structure-A GaN/InGaN DG-HBT before and after the device 
burn-in procedure. After the device burn-in, the peak hfe is improved by 75 % from 60 to 
105. VBE at the peak current gain is reduced from 13 to 10 V, indicating that the base 
resistance is reduced with the increased free-hole concentration. 
In the common-emitter family curves, it can be seen that, for a given IB, the 
collector current drive is greatly improved after the device burn-in. For example, IC is 
increased from 5 to 8.4 mA at IB = 100 μA, which shows> 60% of increase in IC. The 
knee voltage (Vknee) is reduced from 12 to 10 V at IB = 100 μA, and the maximum IC 
reaches > 26 mA (JC > 6.5 kA/cm

















































































Figure 15. (a) The Gummel plot and (b) the common-emitter family curves of a Structure-A (wafer 
ID: 1-1392-6) DG-HBT with AE = 20 × 20 m2 before (dashed lines) and after (solid lines) the device 
burn-in.   
 
2.5.3 Study of FS-GaN and sapphire substrates  
.Compared to sapphire substrates, FS-GaN substrates provide better thermal 
conductivity and lower defect density caused by lattice mismatch between III-N epitaxial 
layer and substrate. To investigate the influence of substrates to the performance of DG-
HBTs, Structure-A GaN/InGaN DG-HBTs (3% indium content in the base layer) were 
grown on free-standing GaN (FS-GaN) substrates (wafer ID: 1-1793-6) and sapphire 
substrates (wafer ID: 1-1785-1) in a Thomas–Swam metalorganic chemical vapour 
deposition (MOCVD) system [113].  
The FS-GaN and sapphire substrate samples were then processed together to 
reduce the variation caused by fabrication processes. Ni/Au p-type contacts were used as 
base contacts on the two samples. In Figure 16, the measured Gummel plots for 
GaN/InGaN DG-HBTs (AE =11.7 m
2) on the FS-GaN and sapphire substrates are 
shown. In the Gummel plots, IB and IC cross over at 0.2 and 0.7 A for DG-HBT on FS-
GaN and sapphire substrates, respectively. The lower cross-over current on FS-GaN 
substrate suggests a lower base recombination current is achieved. Beyond the cross-over 
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point, the differential current gain (hfe = dIC/dIB) reaches maximum values of 110 on FS-
GaN substrate and 76 on sapphire substrate at VBE = 11.5 V, respectively. The lower 
current gain indicates that the base recombination current is higher in the DG-HBTs 
grown on sapphire substrates. In Figure 16 (b), the DG-HBT on the FS-GaN substrate 
shows IC > 15 mA (JC > 125 kA/cm
2) at IB = 175 A and VCE = 10 V. The DG-HBT on 
sapphire substrate, however, only achieves JC > 51 kA/cm
2 (IC = 6 mA) at IB = 100 A.  
The lower operable JC on the sapphire substrate could be attributed to the increased 
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Figure 16. (a)The Gummel plots and (b) common-emitter family curves of GaN/InGaN DG-HBTs 
with AE = 3 × 3 m2 on FS-GaN substrate (wafer ID: 1-1793-6) and on a sapphire substrate (wafer 
ID: 1-1785-1) at room temperature.  
 
By plotting (JC/ versus (LE/AE) for different-sized DG-HBTs on sapphire and 
FS-GaN substrates at JC =1000, 500 and 100A/cm
2, the base recombination components 
can be extracted as shown in Figure 17. The extracted values are summarized in Table 6. 
It is noticed that the bulk recombination current (JB,bulk) is more than 4 times higher for 
DG-HBTs grown on sapphire substrates than those on FS-GaN substrates.  The surface 
recombination current (KB,surf) is also slightly higher on sapphire substrates. The results 
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indicate that lower dislocation density caused by lattice-matched FS-GaN substrate can 
significantly improve the base recombination current for better current gain. 


















































































Figure 17. (JC/) plotted against (LE/AE) for GaN/InGaN DG-HBTs on (a) FS-GaN substrates (wafer 
ID: 1-1793-6-M) and (b) sapphire substrates (wafer ID: 1-1785-1-G). 
 
Table 6 A summary of JB,bulk and KB,surf at different JC for GaN/InGaN DG-HBTs on FS-GaN and 
sapphire substrates.  
Device Structure 
JC = 1000A/cm
2 JC = 500A/cm





















45.16 6.4E-2 28.18 4.22E-3 9.96 1.78E-3 
 
 
Compared to DG-HBTs on FS-GaN substrates, DG-HBTs on sapphire substrate 
also showed a shorter device life time. This indicates that the poor heat conduction of 
sapphire substrate may result in higher junction temperature and enhances the 
electromigration of base contacts. To prevent device failure and enhance device 
performance, Pd/Ni/Au p-type contacts was applied on DG-HBTs on sapphire substrates. 
Further improvement in material growth was also made to reduce the growth defects on 
sapphire substrate (wafer ID: 2-3248-3).    
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The measured Gummel plots for GaN/InGaN DG-HBTs (AE =11.7 m
2) with 
Pd/Ni/Au p-type contacts on a sapphire substrate (wafer ID: 2-3248-3) is shown in Figure 
18. With the new Pd/Ni/Au contacts, IB and IC cross over at VBE = 4 V which is lower 
than 7V on DG-HBT with Ni/Au contacts. The differential current gain (hfe = dIC/dIB) 
reaches similar maximum values of 76 at VBE = 9 V. The lower cross-over voltage and 
lower VBE at peak current gain indicate lower base resistance is achieved for DG-HBT 






















































Figure 18 The Gummel plot of GaN/InGaN DG-HBTs with Pd/Ni/Au contacts on a sapphire 
substrate (wafer ID: 2-3248-3-A) at room temperature. 
 
To explore the maximum achievable current and power density of DG-HBTs, the 
common-emitter family curves of DG-HBT grown on the FS-GaN and sapphire 
substrates were measured using an Agilent B1505 curve tracer. A quasi-static 
measurement setup (1 ms pulse with a repetition rate of 2 Hz) was used to reduce the 
self-heating during measurement. As shown in Figure 19, a maximum JC > 141 kA/cm
2 
at VCE = 20 V and an ultra-high power density (Pd.c) of 3.05 MW/cm
2 were achieved on 
FS-GaN substrates [114]. The DG-HBT with Pd-based p-type contacts on the sapphire 
substrate, however, achieved JC > 95 kA/cm
2 and Pd.c > 1.3MW/cm
2 at IB = 240 A due 
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to lower current gain and poor thermal conductance of the sapphire substrate. 
Nevertheless, to our best knowledge, the achieved current density (141 kA/cm2 on FS-
GaN and 95 kA/cm2 on sapphire) and power density (3.05MW/cm2 on FS-GaN and 
1.33MW/cm2 on sapphire) are the highest values reported for III-N DG-HBTs to date. 
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Figure 19. The quasi-static common-emitter family curves of GaN/InGaN DG-HBTs with AE = 3 × 3 
m2 on (a) FS-GaN substrate and (b) on a sapphire substrate at room temperature. 
 
As shown in Figure 20, the breakdown voltages (BVCEO and BVCBO) measured on 
FS-GaN substrate reach >150V which is twice higher than those measured on sapphire 
substrates (>75V). The higher breakdown voltage on FS-GaN substrate is attributed to 
the better material quality and lower defect density. As a result, the product of breakdown 
voltage and current density (BVCEO×JC) of npn GaN/InGaN DG-HBTs on FS-GaN 
substrates achieves 21 MW/cm2.  The result is greater than 10 times of those achieved on 
pnp AlGaN/GaN HBTs grown on FS-GaN substrates [46] and more than 1.5 times higher 
than any state-of-the-art HBTs [115, 116, 117]. 
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Figure 20. The breakdown voltages of 3×5 m2 Structure-A (3% InGaN) DG-HBTs on FS-GaN 
substrates (wafer ID: 1-1793-6-M) and sapphire substrates (wafer ID: 1-1785-1-G) 
 
In Figure 21, a competitive chart summarizes the reported maximum current 
density (JC) versus the current gain (hfe) for III-N HBTs grown on sapphire, SiC and FS-
GaN substrates. Pnp III-N HBTs are also included in this chart for comparison. In this 
chart, the GaN/InGaN DG-HBTs fabricated at Georgia Tech show state-of-the-art high 
current density with high current gain than other III-N HBTs. To our best knowledge, the 
results are the best device performance of III-N HBTs to date.  








































Figure 21. The comparison of maximum current density versus current gain for III-N HBTs on 
different substrates [17] [37, 38, 118, 106, 114, 119, 35]. 
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2.5.4 Temperature-dependent performance 
The npn GaN/InGaN DG-HBTs grown on a FS-GaN substrate (wafer ID: 1-1793-
6) were also tested on a temperature controlled chuck to study the impact of high 
temperature to the device performance and the breakdown mechanism. In Figure 22, the 
Gummel plots and common-emitter family curves of a 40 × 40 m2 GaN/InGaN DG-
HBT on the FS-GaN substrate at 250C and room temperature (25C) are shown. In the 
Gummel plots, it is worth to note that the base current is significantly increased at 250 C. 
For the common-emitter family curves shown in Figure 22(b), the offset voltage is 
reduced from 0.8 V at 25 C to 0.3 V at 250 C. Similarly, the knee voltage is reduced from 
5.2 to 2.75 V at IB = 500 A as the temperature increases from 25 C to 250 C. These 
results indicate that the base resistance is reduced due to higher free-hole concentration 
caused by enhanced Mg ionization efficiency at 250 C. The maximum differential current 
gain (hfe=dIC/dIB) is reduced from 115 to 43 at VBE = 11.2 V when the temperature 
increases to 250C. The reduced current gain may be attributed to the increased trap-state 
recombination rate and possibly a lower emitter injection efficiency caused by the higher 
free-hole concentration at 250 C.  
The BVCEO of the device at 25 C and 250 C is shown in the inset of Figure 22 (b). 
The results show that BVCEO increases from 90 V to 157 V as the temperature increases 
from 25 C to 250 C. The positive temperature coefficient for BVCEO indicates that the 
impact ionization process is the major breakdown mechanism for the fabricated 













































































































Figure 22. (a)The Gummel plots and (b) the common-emitter family curves of a DG-HBTs with AE = 
40 × 40 m2 on a FS-GaN substrate (wafer ID: 1-1793-6-M) at 250 C (solid lines) and 25 C (dashed 
lines). The breakdown voltage BVCEO is shown in the inset. 
 
For statistical study, five GaN/InGaN DG-HBTs with AE = 40 × 40 m
2 were 
measured from room temperature up to 250 C. The measured maximum current gain (hfe) 
and the corresponding JC at maximum hfe are summarized in Table 7. For comparison, the 
performance of other reported III-N HBTs measured at high temperature are also 
included in Table 7. The GaN/InGaN DG-HBTs fabricated at Georgia Tech demonstrated 
a higher hfe up to 250 C than other reported III-N HBTs. The JC at maximum hfe is also 
more than 50 % higher than other III-N HBTs at high temperature. The capability of 
operating at high temperature with higher current gain is attributed to the lower 
recombination current and more stable metal contacts achieved at Georgia Tech. 
Table 7. A summary of hfe and JC of III-N HBTs at room temperature and high temperature 
 Averaged hfe at 
room tmperature 
JC at peak hfe at 
room tmperature 
(kA/cm2) 
Averaged hfe at 
high 
temperature 
JC at peak 






113±9.5 1.74±0.25 42±2.3 (at 250C) 1.68±0.29  
UCSB 
(AlGaN/GaN HBT)  
20 ~1 20 (at 177C) ~1 [37] 
UCSD 
(GaN/InGaN HBT) 
20 1.6 13 (at 200C) 0.52 [38] 
NTT 
(AlGaN/GaN HBT) 




2.6 Microwave characteristics of DG-HBTs 
With the promising d.c device performance of GaN/InGaN DG-HBTs, devices 
grown on sapphire substrates were also evaluated the microwave performance of III-N 
DG-HBTs at Georgia Tech. Although FS-GaN substrates offer better device performance 
than sapphire substrates, the significant signal loss through the conductive FS-GaN 
substrates prevents the further microwave characterization. 
2.6.1 S-parameter measurement  
Before microwave characterization, Structure-A (In0.03Ga0.97N base) DG-HBTs 
grown on a sapphire substrate (wafer ID: 1-1785-1) were characterized by Keithley 
semiconductor parameter analyzer at room temperature. To prevent possible device 
degradation, DG-HBTs were measured at a lower voltage and current density than the 
bias condition for microwave characterization. In Figure 23, the measured Gummel plot 
and the common-emitter family curves for the GaN/InGaN DG-HBTs (AE =5 × 20m
2) 
on the sapphire substrate are shown. In the Gummel plots, the differential current gain 
(hfe = dIC/dIB) reaches maximum values of 28 at VBE = 10 V. The lower current gain than 
the device with AE =3 × 3m
2 suggests that the bulk recombination current dominates 
the recombination current in DG-HBTs. In Figure 23 (b), the offset voltage (Voffset) and 
the knee voltage (Vknee) are smaller than 0.3 V and 0.8 V respectively.  The small Voffset 
and Vknee suggest that the GaN/InGaN DG-HBT has relatively smaller base resistance 
than other devices, which is benificial for better microwave performance. This may be 
attributed to the special design of strip-shaped emitter and small spaciing between base 
















































































































Figure 23. (a)The Gummel plots and (b) the common-emitter family curves of the DG-HBTs with AE 




The microwave performance of Structure-A GaN/In0.03Ga0.97N DG-HBTs on 
sapphire substrates (wafer ID: 1-1785-1) were then carried out using an Agilent E8364B 
power network analyzer (PNA) in Dr. Yoder’s group. The PNA is capable for the 
microwave measurement from 10 MHz to 50 GHz. To test DG-HBTs, the microwave 
frequency was swept logarithmically between 40MHz to 20GHz for a better data 
resolution. The microwave power was set at -20 dBm to prevent output saturation during 
the measurement. The d.c bias was provided by an Agilent 4155C semiconductor 
parameter analyser through the bias inputs of Agilent E8364B. An Agilent VEE program 
was used to control the two instruments and to display the real-time measurement results. 
Two CascadeTM Infinity GSG probes with 150m pitch on a CascadeTM probe station 
were used to probe the devices.The DG-HBTs were measured in the common-emitter 
coplanar waveguide (CPW) configuration.  On-wafer short-open-load-through (SOLT) 
calibration patterns with the same dimension to the device probe pads were used to move 
the RF reference planes [120] to the lines indicated in Figure 24. Before each device 
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measurement, the on-wafer calibration was carried out using the calibration software in 




Figure 24. A microscope picture of a fabricated GaN/InGaN DG-HBT with AE = 4 × 10 m2.  The 




After collecting the S-parameters at different bias conditions, the measured data 
was calculated in Agilent Advance Design System (ADS) software for frequency-
dependent |h21|
2, MAG and U. For the same DG-HBT (AE = 5×20 m
2) characterized in 
Figure 23, the measured frequency-dependent |h21|
2, Mason’s unilateral gain (U), and 
MAG measured at VCE = 13 V and JC = 12.5 kA/cm
2 are shown in Figure 25.  A 20 
dB/decade line fitting is drawn on the measured |h21|
2 curve and fT of 8 GHz is 
determined.  fmax of 1.8 GHz is determined at U = 0 dB.  The stability factor (K) shows 


















































          
 
Figure 25. The measured |h21|2, MAG, and U of a Structure-A GaN/InGaN DG-HBT with AE = 5×20 
m2 on sapphire substrate (wafer ID: 1-1785-1-G Block4 5x20HH). 
 
 
The JC-dependent fT and fmax values of the 5×20 m
2 DG-HBT are plotted in 
Figure 26. In Figure 26 (a), fT and fmax both increase with JC and reach the maximum 
value of 8 GHz and 1.8 GHz respectively at JC > 12.5 kA/cm
2.  By plotting the emitter-to-
collector transit time (ec = 1/(2πfT)) against 1/IC in Figure 26 (b), Cje + Cjc = 630 fF can 
be extracted from the linearly-fitted slope. The base-to-collector transit time (
cscb  
) is estimated at 17 ps when one linearly extrapolates the curve to 1/IC = 0 as shown in 
Figure 26 (b). However, the devices suffer from thermal runaway and catastrophic 
damage at higher current stressing condition. Hence the RF characteristics were not 
measured for JC > 12.5 kA/cm
2 on these DG-HBTs on sapphire substrates.  Possible RF 
performance improvements for GaN/InGaN DG-HBTs may be achieved by further 
improvement in the base resistance and growing these structures on substrates with better 
thermal conductivity for high-current operation. 
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Figure 26. (a) The cut-off frequencies at different collector density (JC) and (b) the fitted transmission 
time of GaN/InGaN DG-HBT with AE = 5×20 m2(wafer ID: 1-1785-1-G Block4 5x20HH) 
 
2.6.2 Small-signal model fitting and extraction 
To explore the limitation of microwave performance for GaN/InGaN DG-HBTs, a 
hybrid-π model is developed using another Structure-A DG-HBT with fT =5GHz, as 
shown in Figure 27. Using the bias condition (IC) and current gain (), the 
transconductance gm= qIC/kT = 0.15 S and rπ=/gm = 145 Ω can be estimated. The non-
ohmic base contact is modeled by an additional RBcont. The resistance parameters such as 
RBcont, RB, RE, RC are estimated from the TLM measurement data and the Z-parameters at 
low frequency. The capacitance of extrinsic BC junction and parasitic capacitance 
between the base and the collector contact are included in CBCext. The coupling 
capacitance between base and emitter (CEBext) is also included. CBE, CBEext and CBCext are 
then estimated from the slope of ec versus 1/IC. The coupling capacitance (CEsub) 
accounts for the capacitive coupling between the emitter ground planes in the on-wafer 
CPW and the GaN buffer layer that is electrically connected to the sub-collector. These 
extracted parameters were then optimized in the Agilent Advance Design System (ADS) 
software and are listed in Table 8.  



















The plots of simulated and measured S-parameters, |h21|
2, Mason’s unilateral 
power gain (U) and maximum available gain (MAG) are shown in Figure 28. The 
simulation results (solid lines) agree well with the measured data (square data points). 
From the experimental data, both |h21|
2 and U roll off at a 20 dB/decade slope. The small-
signal model also indicates that the deviation of the 20 dB/decade roll-off at high 
frequency regime (> 2 GHz) arises from the parasitic RC network of CEsub, CBCext, and 
CEBext. The parasitic components are caused by the external BC junction and the overlay 
of the emitter ground plane and the underlying GaN buffer layer (2500 nm thick with 
unintentionally doped concentration n ∼ 1016 cm−3) in the common emitter coplanar 
waveguide test structure.  
 






Table 8 A summary of the extracted small signal model for a GaN/InGaN DG-HBT on sapphire 















CBCj 28 f F 
Hybrid-π BE 
resistance 
Rπ 140 Ω 
HBT 
transconductance 




CBC 55 f F 
Intrinsic CE 
capacitance 








Base resistance RB 2.5 k Ω Emitter resistance RE 110Ω 
Collector 
resistance 








CESub 65 f F 
Coupling 
capacitor between 
emitter to external 
base 




Figure 28. (a) The measured (lines with squares) and simulated (solid lines) of the S-parameter fitting 
and (b) the measured versus simulated |h21|2 , MAG and U for a 4 × 20 m2 GaN/InGaN DG-HBT 
(wafer ID: 1-1785-1-G Block 4 4x20DV) at VCE = 7 V and JC = 4.7 kA cm−2. 
 
Other than the parasitic components, the fabricated DG-HBTs also suffer from 
high collector and emitter resistance, which may come from the degradation of the metal 
stacks after repeated current stressing. The base resistance is also unusually high due to 
the non-ohmic base contact. If these high resistance components are replaced with typical 
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resistance values (2 Ω for RC and RE, and 300 Ω for RB), the simulated fT and fmax would 
have been 31 GHz and 90 GHz, respectively, as shown in Figure 29. Given the current 
device layout, to achieve RB < 300 Ω, the specific base contact resistance and base sheet 
resistance (Rsheet) needs to be lower than 4E-4 Ω-cm
2 and 18 kΩ/□, respectively. 
Similarly, to achieve RE and RC < 2 Ω, the specific emitter and collector contact 
resistance has to be smaller than 1.2E-6 Ω-cm2 and 9E-6 Ω-cm2, respectively.  Therefore, 
further improvement in ohmic contact resistance and aggressive device down scaling 
would be necessary to improve the RF performance of GaN/InGaN DG-HBTs. 



































Figure 29. The simulated |h21|2, MAG and U for a GaN/InGaN DG-HBT with RC = RE = 2Ω and RB 
=300Ω. 
Based on the small-signal model and the measured breakdown voltage, the 
Johnson's figure of merit (JFOM) for GaN/InGaN DG-HBT could be estimated as high as 
5 THz-V (fT · BVCEO > 34 GHz × 155 V). This JFOM validates the prediction that III-N 
HBTs could be a promising transistor platform for future THz technologies [122]. As 
shown in Figure 30, the JFOM of the microwave GaN/InGaN DG-HBTs developed at 
Georgia Tech, however, is still about an order of magnitude lower than the expected 
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performance. The result suggests that further improvement in contact resistance and 
device scaling are required to achieve better microwave performance on npn GaN/InGaN 
DG-HBTs. 
 
Figure 30. The summarized fT-BV trend (JFOM) for each semiconductor technology [95]. 
 
2.7 Summary 
In summary, high-performance npn GaN/InGaN DG-HBTs were developed and 
studied at Georgia Tech. Nitrogen-incorporated dry etching processes and Pd-based p-
type base contacts were developed to improve device performance and device stability. 
The impact of indium content in base layer, substrate materials, and a constant-current 
stress were studied to improve the performance of GaN/InGaN DG-HBTs. With those 
studies and process optimization, high current gain (hfe>110), high current density (JC > 
141 kA/cm2), and high power density (Pdc > 3MW/cm
2) were achieved on the 
GaN/InGaN DG-HBTs grown on a FS-GaN substrate. The GaN/InGaN DG-HBTs grown 
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on a sapphire substrate also achieved JC > 95 kA/cm
2 and Pdc > 1.3MW/cm
2. To our best 
knowledge, the results are state-of-the-art current gain, current density, power density 
than other III-N HBTs to date. High-temperature operation capability up to 250C was 
also demonstrated by DG-HBTs on FS-GaN substrates. High cut-off frequencies fT > 
8GHz and fmax > 1.8GHz were measured for DG-HBTs grown on sapphire substrates. 
With the measured S-parameters, the first small-signal model for III-N DG-HBTs was 
developed. These results clearly indicate the capability and feasibility of III-N DG-HBTs 
for future high-power and high-frequency applications.  
Based on the results in this study, eleven journal papers [95, 106, 113, 119, 121, 
123, 124, 125, 126, 127] [128] and eight conference papers [129, 130, 131, 132, 133, 134, 




 DEVELOPMENT OF III-N HETEROJUNCTION FIELD-EFFECT 
TRANSISTOR 
3.1 Introduction 
III-N heterojunction field-effect transistors (HFETs) have also been intensively 
studied in recent years for high-power and microwave applications. The strong 
polarization and wide bandgap enable III-N HFETs to achieve high current drive, high 
cut-off frequency and high breakdown voltage. However, high contact resistance is still a 
major issue for III-N HFETs for achieving better current drive and cut-off frequency. 
Normally-on characteristics also prevent the application to the existing power systems 
due to safety concerns. Current-collapse caused by carrier trapping degrades the 
switching performance of III-N HFETs. In this chapter, the objective is to present the 
simulation results, process improvement and the device characterization for III-N HFETs 
developed at Georgia Tech to achieve lower contact resistance, uniform Vth control and 
effective surface passivation.  
Before actual fabrication processes, a semiconductor device simulator (Synopsys 
Sentaurus Device) is used to study different AlGaN layer thickness and recessed-gate 
structure for d.c and microwave performance to explore a better design for III-N HFETs. 
The simulated results suggest that a thinner AlGaN layer leads to a more positive 
threshold voltage (Vth) but causes degradation of cut-off frequency fT. To achieve a higher 
fT with a more positive Vth, a recessed-gate structure is simulated and proven to be more 
preferred than a thin AlGaN layer structure. Therefore, recessed-gate structure is chosen 
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to control the Vth of III-N HFETs in this study. The impact of source-field plate (SFP) is 
also simulated to explore possible improvement in breakdown voltage of III-N HFETs. 
The results show that an additional SFP helps reduce the peak electric field in HFETs. 
However, a high electric field is observed at SFP edge at drain side. Therefore, an 
optimal SFP length of 0.75 to 1.5 m is desired to reduce the peak electric field for 
higher breakdown voltage of III-N HFETs. The simulated results still provides a possible 
approach to improve the breakdown voltage of III-N HFETs in the future. 
For the process development, an in-situ doped metal contact scheme was 
developed to achieve 50% lower contact resistance than typical Ti/Al-based metal 
contacts. A unique photo-enhanced electrode-less wet etching technique was developed 
to prevent possible plasma etching damage for recessed-gate III-N HFETs. An AlN layer 
in the epitaxial structure serves as an etch-stop layer to achieve a uniform recess depth 
across the sample. With the electrode-less wet etching, Vth = 0.06 V with standard 
deviation < 0.17 V was measured out of 60 fabricated recessed-gate AlGaN/AlN/GaN 
HFETs with gate width (WG) = 3 mm to 10 mm. The quasi-static family curves shows a 
maximum current drive > 4 A at VGS = 4 V. The minimal specific on-resistance Ron·A is < 
6 mΩ-cm2 with the breakdown voltage of recessed-gate > 1200 V measured on a HFET 
with LGD = 13 m. It corresponds to a figure of merit (BV
2/Ron) of 240 MW/cm
2 which is 
among the best reported normally-off III-N HFETs.  
A remote-oxygen-plasma treatment in a plasma-enhanced atomic-layer deposition 
(PE-ALD) system was proposed and demonstrated beneficial to improve current-collapse 
and high dynamic on-resistance for III-N HFETs. With the remote-oxygen-plasma 
treatment, a 0.25 V threshold voltage shift is measured without any carrier density 
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degradation in the 2DEG channel of recessed-gate AlGaN/AlN/GaN HFETs. Current-
collapse in the gate-pulsed family curves is eliminated by the remote-oxygen-plasma 
treatment. The dynamic on-resistance of recessed-gate HFETs is reduced by 67 % after 
the oxygen plasma treatment.    
To explore better d.c and microwave performance, InAlN/AlN/GaN HFETs with 
sub-micron T-gate length (LG = 150 nm) without recess etching were also fabricated and 
characterized at Georgia Tech. The maximum current drive ID,max = 1.4 A/mm and a 
maximum transconductance (gm,max) of 250 mS/mm are achieved. The maximum cut-off 
frequency fT of 80 GHz and fmax of 106 GHz are measured on a 2×50-m-wide device.  
The product of cut-off frequency and gate length (fT×LG) is 12 GHz-m. These results 
not only indicate performance improvement by using InAlN/AlN/GaN hetero-structures 
but also validate the developed fabrication processes on different III-N HFETs.  
 
3.2 Device fundamentals 
III-V HFETs, such as GaAs-based HFETs [137] and InP-based HFETs [138], 
have been widely used for microwave applications today. For III-V HFETs, the 2DEG 
channel is achieved by a modulation-doped or delta-doped epitaxy layer grown by MBE 
or MOCVD systems. However, for III-N HFETs, the 2DEG channel can be achieved by 
the spontaneous polarization (PSP) and piezoelectric polarization (PPE) in III-N materials 
without any intentional doping. The PSP of III-N materials is caused by the intrinsic 
asymmetry of the bonding in wurtzite crystal structure of III-N materials. The measured 
values of spontaneous polarization of III-N materials are summarized in Table 9. 
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Table 9 The summary of measured spontaneous polarization of III-N materials 
Spontaneous polarization PSP(C/m2)  
GaN AlN InN Ref. 
-0.029 -0.081 -0.032 [139] 
-0.034 -0.090 -0.042 [140] 
 
Because III-N materials have larger piezoelectric constants than III-V and II-VI 
semiconductors [141], the piezoelectric polarization of a strained III-N layer has to be 
taken into consideration for III-N heterojunctions. Assuming a III-N material layer is 
linear elastic, the relation of piezoelectric polarization tensor [PPE] and strain tensor [ε] 
can be described as: 
 [PPE] = [e][ε] (26) 
,where [PPE] is the 3 ˟ 1 matrix for piezoelectric polarization in x,y and z direction. [e] is 
the piezoelectric coefficients which is a 3 ˟ 6 matrix for III-N materials. [ε] is the 6 ˟ 1 
matrix for the strain of the elastic material. Because of the wurtzite lattice symmetry of 
III-N materials, the [e] tensor can be reduced to only 3 independent piezoelectric 










0       0       0    0      𝑒15      0
0       0       0     𝑒15     0     0





















The piezoelectric coefficient e15 is related to the polarization induced by a shear 
strain which is not applicable to the typical epitaxial growth scheme along the c-axis for 
typical Ga-polar AlGaN/GaN and InAlN/GaN hetero-structures [143]. As a result, only 
the piezoelectric polarization along the c-axis (Pz
PE) of the wurtzite crystal is considered. 
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The strain in the x and y directions can also be assumed the same (εxx=εyy) because of the 
symmetry of the hexagonal lattice structure. Therefore, the total piezoelectric polarization 
(PPE) in a strained III-N layer can be expressed as: 
 𝑃𝑃𝐸 = 𝑃𝑧
𝑃𝐸 = 2𝑒31𝜀𝑥𝑥 + 𝑒33𝜀𝑧𝑧 
 
(28) 
,where 𝜀𝑥𝑥 = (𝑎 − 𝑎0)/𝑎0 and 𝜀𝑧𝑧 = (𝑐 − 𝑐0)/𝑐0. The a and c are the strained lattice 
constants of wurtzite lattice structure while a0 and c0 are the unstrained values. For a thin 
epitaxial III-N film grown on a thick substrate, the lattice constant a of the epitaxial layer 
is strained to match the value in the substrate. Therefore, the lattice constant c is then 
determined by the minimal energy with respect to the perpendicular strain. Therefore, the 
change of lattice constants can be determined by the stiffness constants as: 
 






Therefore, the total piezoelectric polarization in Equation (28) can be revised to 
[144]: 
 












For III-N materials, the unstrained lattice constants (a0), polarization coefficients 
(e) and stiffness constants (C) have been calculated theoretically or measured 
experimentally as summarized in Table 10. For ternary III-N semiconductors, such as 
AlGaN and InAlN, the unstrained lattice constants (a0), polarization coefficients (e) and 
stiffness constants (C) and spontaneous polarization (PSP) can be approximated by 




Table 10 The summary of lattice constants, piezoelectric polarization coefficients and stiffness 
constants for III-N materials 
 GaN AlN InN Ref. 
a0 (Å) 3.189 3.112 3.54 [145] 
e31 (C/m
2) -0.49 -0.6 -0.57 [140] 
−0.34 −0.53 −0.41 [146] 
e33 (C/m
2) 0.73 1.46 0.97 [140] 
0.67 1.50 0.81 [146] 
 1.55  [147] 
C13 (GPa) 103 108 92 [148] 
110 100  [149] 
120 70 121 [52] 
C33 (GPa) 405 373 224 [148] 
390 390  [149] 
 
For an actual III-N heterojunction, the strained III-N layer may be partially 
relaxed. Therefore, a relaxation factor (relax) has to be taken into consideration and the 











,where relax = 1 for a fully strained layer and = 0 for a fully relaxed layer. The total 
polarization (P) in a III-N layer is the sum of the spontaneous polarization and the 
piezoelectric polarization: 
 𝑃 = 𝑃𝑆𝑃 + 𝑃𝑃𝐸  
 
(32) 
Depending on the stress of III-N material, PPE may be parallel or antiparallel to the PSP. 
For example, For a Ga-polar AlGaN layer grown on a GaN substrate, a tensile strain 
applied on the AlGaN layer produces the PPE in parallel to the PSP pointing toward to the 










         
Figure 31. The directions of the spontaneous and piezoelectric polarization in Ga-polar tensile-
strained AlGaN/GaN heterostructure. 
 
The polarization-induced charge density (σP) can then be calculated from the 
gradient of total polarization P by: 
 𝜎𝑃 = −∇ 𝑃 
 
(33) 
At an abrupt interface of III-N heterostructure, P can decrease or increase within a bilayer, 
causing a high density of polarization-induced charge at the hetero-interface [144]: 
 𝜎𝑃 = 𝑃(𝑡𝑜𝑝) − 𝑃(𝑏𝑜𝑡𝑡𝑜𝑚) 
= {𝑃𝑆𝑃(𝑡𝑜𝑝) − 𝑃𝑆𝑃(𝑏𝑜𝑡𝑡𝑜𝑚)} + {𝑃𝑃𝐸(𝑡𝑜𝑝) − 𝑃𝑃𝐸(𝑏𝑜𝑡𝑡𝑜𝑚)} 
 
(34) 
If the polarization-induced charge density (σP) is positive, electron accumulate 
and form a 2-dimensional electron gas (2DEG) at the hetero-interface. Therefore, a 
highly strained AlGaN/GaN or AlN/GaN heterojunction is preferred for achieving a 
higher 2DEG carrier density for III-N HFETs.  
In addition to the polarization-induced electron, the sheet electron density (ns) at 
2DEG is also affected by the band diagram of the III-N heterojunction. For a band 
diagram of an AlGaN/GaN heterojunction with a Schottky gate contact at 0V as shown in 











,where σP is the polarization-induced electron density. εAlGaN is the permittivity of AlGaN 
layer. dAlGaN is the AlGaN thickness. ϕB is the Schottky barrier height of the Schottky gate. 
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∆EC is the conduction band offset at the AlGaN/GaN interface. Ef0 is the Fermi level with 










Figure 32.  The band diagram of AlGaN/GaN heterojunction at 0V. 
 



























For III-N HFETs, σP can be higher than 1E13 cm
-2 due to the strong polarization of III-N 
materials [52]. A thicker AlGaN barrier (dAlGaN
 > 20nm) is also preferred for lower gate 
leakage current. Therefore, the negative term of σP usually dominates and results in a 
negative Vth value for normally-on (Depletion-mode) III-N HFETs. However, in the 
perspective of circuit design, normally-off characteristics (Enhancement-mode) III-N 
HFETs are still preferred. 
In the past few years, several approaches have been successfully demonstrated to 
adjust Vth of III-N HFETs. P-type III-N gate electrode has been proposed to adjust ϕB for 
different Vth [71]. By adding a gate metal with high work function on p-type III-N gate, 
normally off characteristics with different Vth can be achieved [150]. However, a complex 
selective regrowth process or an etching process have to be used to pattern the p-type III-
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N gate. Non-uniform regrowth or etching damage may be very challenging for wafer 
level processing. Fluorine-implantation under gate electrode has also been demonstrate to 
adjust Vth of III-N HFETs [70, 151].  Fluorine implants in AlGaN layer serve as 
modulation doping in barrier layer to adjust to achieve the desired Vth. Fluorine 
implantation process, however, causes implantation damage to III-N barrier layer, 
resulting in increased gate leakage current and shorter device lifetime. The vacancies 
induced by ion implantation also degrades the stability of fluorine dopant in III-N 
materials [152]. Another approach using a tunnel junction structure with a Schottky 
barrier at source contact was also proposed [73]. However, the achievable Vth is limited 
by the Schottky barrier height at the source contacts. 
In addition to those approaches, recessed-gate structure is also considered as an 
effective approach to control Vth by recessing the AlGaN layer (dAlGaN) under the gate 
electrode. Different Vth can be achieved on the same sample by controlling recess depth 
in different devices. This gives a great flexibility for E/D-mode III-N MMIC design and 
integration. In addition, at VDS > VGS-Vth, the transconductance (gm) of HFETs can be 












,where WG is the gate width. LG is the gate length.  is the carrier mobility. Cgg is the 
normalized intrinsic gate capacitance. VGS is the gate-to-source voltage and Vth is the 
threshold voltage. By reducing dAlGaN in recessed-gate structure, a higher gm can be 
achieved than other Vth-control approaches.  
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For high-power switching applications, lower on-resistance (Ron) is desired to 
reduce switching loss and power dissipation at the on-state. The on-resistance (Ron) of 



























,where RS and RD are the gate-to-source and gate-to-drain access resistance, respectively, 
which are determined by the gate-to-source distance (LGS), gate-to-drain distance (LGD), 
carrier mobility () and 2DEG carrier density (ns). Rch is the intrinsic channel resistance 
under gate electrode, which depends gate length (LG), gate capacitance (Cgg = 
dAlGaN/εAlGaN), gate voltage (VGS) and threshold voltage (Vth). Rcont is the contact resistance 
of drain and source contacts which can be calculated by the specific contact resistance (ρC) 
and transfer length (Lcont).  
According to Equation (38), smaller device dimensions (LGD, LGS and LG) are 
preferred for lower Ron. However, the breakdown voltage (BV) is usually proportional to 
LGD. A small LG would also results in high drain leakage caused by short-channel effect 
[154] . As a result, a design trade-off exists between Ron and BV. For recessed-gate III-N 
HFETs, only Rch is altered by different recess depth while the polarization-induced 2DEG 
channel enables high ns and  to reduce RGS and RGD. The wide bandgap of III-N 
materials also provide higher BV than III-V HFETs and silicon MOSFETs. Therefore, in 
this study, we focused on the development of recessed-gate III-N HFETs for high-voltage 
and high-power switching applications.  
Nevertheless, recess etching damage and recess uniformity are the major issues 
for recessed-gate structure. A low-damage uniform etching process is required to achieve 
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uniform recess depth without etching damage for the recessed-gate HFETs. At Georgia 
Tech, a unique electrode-less wet etching is developed for recessed-gate etching to 
eliminate the etching damage. AlN layer serves as the etching-stop layer to achieve 
uniform recessed depth across the sample. The detailed results will be discussed in the 
following sections.  
In addition to high-power performance, the polarization-induced 2DEG channel 
also enhances carrier saturation velocity (vsat) for III-N HFETs. Therefore, a higher 
Johnson’s figure-of-merit (JFoM) is expected for III-N HFETs than other microwave 
FETs. When considering all the parasitics, the unity current gain frequency fT for HFETs 
can be expressed as [93]: 
 



































,where gm is the transconductance. Cgd and Cgs are the gate-to-drain and gate-to-source 
capacitance, respectively, which are proportional to gate length (LG). RS and RD are the 
source and drain resistance. The terms of RC and RD suggest that smaller LGD and LGS are 
preferred to improve fT. Lower contact resistance is also required. The Cgg related to the 
gate length (LG) suggests that LG needs to be small. In addition, as shown in Equation (37,) 
gm is also reversely proportional to LG. As a result, fT is proportional to 1/LG
2 and a sub-
micron gate electrode is desired to achieve higher fT for HFETs. For microwave FETs, 
the fT×LG product is typically used to evaluate the microwave performance. 
When considering the parasitics, the maximum oscillation frequency fmax of 












max  (40) 
,where RG is the gate resistance. gds is the drain conductance (= dID/dVDS.) The equation 
of fmax suggests that a wider gate electrode is preferred for lower gate resistance (RG) and 
higher fmax. Therefore, different shapes of gate electrode, such as T-shaped or Γ-shaped 
gate, are proposed for smaller gate capacitance and lower RG to achieve high fT and fmax 
simultaneously.  
In addition to device design, gm, Cgs and Cgd are also affected by layer structure of 
HFETs. To take the influence of different layer structure into consideration, Synopsys 
Sentaurus Device simulator is used to simulate d.c transfer curves and microwave 
characteristics of HFETs with different AlGaN thickness and recessed-gate structure. To 
further enhance the BV of HFETs, gate-field plate (GFP) and source-field plate (SFP) 
structure have been successfully demonstrated on various devices [155, 156]. However, 
GFP potentially degrades microwave and switching performance due to larger gate 
capacitance. On the other hand, SFP is considered more flexible for device design to 
enhance BV. Nevertheless, exploring an optimal SFP dimension by actual device 
fabrication with different SFP designs is time-consuming and not cost-effective. 
Therefore, the influence of different SFP dimensions to the electric distribution of HFETs 
is also simulated in Synopsys Sentaurus Device simulator to obtain the optimal SFP 
design. The detailed simulation results will be discussed in the following section. 
Compared to AlGaN/GaN HFETs, InAlN/GaN HFETs provide higher current 
drive, higher gm and lower access resistance due to the higher spontaneous polarization of 
InAlN layer. Lattice-matched InAlN layer is also achievable on GaN substrate to 
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eliminate lattice-mismatch-induced defects. At Georgia Tech, we collaborate with 
AMDG group led by Prof. Dupuis to develop microwave InAlN/AlN/GaN HFETs. 
Although our studies reveal the unintentional incorporation (auto-doping) of Ga during 
InAlN growth [157, 158], which degrades device performance, the fabricated 
InAlN/AlN/GaN HFETs are still demonstrated with 1.4 A/mm current drive and fT > 
80GHz. The detailed measurement results will be included in the following sections.  
3.3 III-N HFET simulation 
Before actual device fabrication, Synopsys Sentaurus Device simulator was used 
to study different AlGaN thickness, recessed-gate structure and source-field plate designs 
for III-N HFETs. The device simulation helps study more process variation for 
optimizing device designs and provides more insight to the electric properties of III-N 
HFETs before actual device fabrication.    
3.3.1 Relaxation factor calibration 
To simulate III-N HFETs, the parameters listed in Table 9 and Table 10 are 
included in the piezoelectric polarization model in Sentaurus simulator to calculate the 
polarization-induced 2DEG in III-N HFETs. The Poisson and carrier continuous 
equations are also included in the simulation. However, for actual AlGaN/AlN/GaN 
HFETs, AlGaN barrier layer may be partially relaxed. To extract the relaxation factor for 
a more accurate simulation, C-V and I-V simulations were carried out on an 
AlGaN/AlN/GaN structure and compared to the experimental data from the 
AlGaN/AlN/GaN wafer (wafer ID: GA0633-35). The simulated AlGaN/AlN/GaN 
structure consists of 25nm Al0.2Ga0.8N barrier layer, a 1nm AlN layer and a 3m GaN 
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buffer layer, which is the same to GA0633-35 wafer. The simulated HFETs has LGD = 8.5 
m, LG = 3 m and LGS = 2 m. 5.3eV work-function is assign to the gate electrode to 
simulate the nickel gate. 10 Ω contact resistance are also used in the simulation.  
In Figure 33 (a), the simulated C-V curves with 20%-relaxed AlGaN layer (relax 
= 0.2) show a good agreement in threshold voltage (Vth = -2.5 V) and gate capacitance to 
the experimental data. In the ID-VGS transfer curves in Figure 33 (b), consistent Vth and 
sub-threshold slope (S) are observed. The higher on-state current in the simulated ID-VGS 
transfer curves is attributed to the lower contact resistance assigned in the simulation. 
Because the Schottky gate leakage current is not included in the simulation, the simulated 
off-state leakage current is lower than the experimental results. Nevertheless, the results 
suggest that the simulated layer structure with 20 % relaxation is close to the actual 
AlGaN/AlN/GaN heterostructure. 
 










































































Figure 33. The simulated and measured (a) C-V and (b) ID-VGS results of the AlGaN/AlN/GaN 
HFETs.   
 
3.3.2 Study of AlGaN barrier thickness  
In Equation (37), a thinner AlGaN layer results in higher gate capacitance (Cgg) 
and increased intrinsic transconductance (gm). Higher gm is preferable to achieve higher fT 
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while larger Cgs and Cgd degrades fT based on Equation (39). Thus a software simulation 
is required to take all the effects into consideration for extrinsic gm and fT. In this study, 
AlGaN/AlN/GaN HFETs with three different AlGaN thickness (dAlGaN  = 25nm, 15nm 
and 10nm) were simulated for ID-VGS transfer curves and the extrinsic gm curves as shown 
in Figure 34. The simulated HFETs has LGD = 4 m, LG = 0.5 m and LGS = 2 m. The 
simulated ID-VGS transfer curves show that the Vth shifts toward positive from -2.3 V to -
0.4 V when AlGaN thickness is reduced. However, the simulated peak extrinsic gm only 
slightly increases from 186 mS/mm to 191 mS/mm. When AlGaN thickness is further 
reduced to 10nm, the peak gm value drops to 181mS/mm. The results are attributed to the 
increased drain and source access resistance when AlGaN layer thickness is reduced. 
Therefore, the simulated peak fT is reduced from 22 GHz to 18 GHz at VDS = 10V when 
AlGaN layer thickness is reduced from 25 nm to 10nm as shown in Figure 35. 
 

































































Figure 34. The simulated (a) ID-VGS transfer curves and (b) transconductance (gm) of 
AlGaN/AlN/GaN HFETs with different AlGaN thickness at VDS = 10V 
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Figure 35. The simulated fT of AlGaN/AlN/GaN HFETs with different AlGaN thickness at VDS = 10V 
 
3.3.3 Study of recessed-gate structure  
In the previous simulation results, a thinner AlGaN layer leads to a more positive 
Vth but a reduced fT. To achieve a more positive Vth without fT degradation, a recess-gate 
structure could be a better solution. An AlGaN/AlN/GaN HFET with 15 nm recess under 
the gate region are simulated and compared to the results without recess. The simulated 
HFETs has LGD = 4 m, LG = 0.5 m and LGS = 2 m.  In Figure 36, the simulated ID-VGS 
transfer curves of the recessed-gate AlGaN/AlN/GaN HFET shows a more positive Vth of 
-0.7 V than -2.3 V on the as-grown AlGaN/AlN/GaN HFET. The peak extrinsic gm is also 
increased from 180mS/mm on the as-grown HFET to 248 mS/mm on the recessed-gate 
HFET. The results indicate that recessed-gate structure helps achieve a more positive Vth 
with a higher gm. 
Although the peak gm is increased by the recessed-gate structure, the recessed-
gate structure also results in higher gate capacitance (Cgs and Cgd). As a result, similar 
peak fT values (22 GHz) are observed on the recessed-gate and as-grown HFETs as 
shown in Figure 37. Although fT is not improved on the recessed-gate HFETs, the results 
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suggest that a recessed-gate structure is preferable than using a thin AlGaN layer to 
achieve a more positive Vth for III-N HFETs.  






































































Figure 36. The simulated (a) ID-VGS transfer curves and (b) gm of AlGaN/GaN HFETs with and 
without recess. 





























Figure 37. The simulated fT of AlGaN/AlN/GaN HFETs with and without recess. 
 
In summary, the simulation results clearly indicate that the recessed-gate structure 
is more preferable to achieve a more positive Vth with a better extrinsic gm. Thus in this 
study, we focused on the development of recessed-gate III-N HFETs for normally-off 




3.3.4 Study of source-field plate 
 
In addition to microwave performance, a high breakdown voltage (BV) is required 
for III-N HFETs. To enhance BV, source-field plate (SFP) is considered advantageous 
the gate-field plate (GFP) in terms of design flexibility. However, the influence and the 
optimal design of SFP are difficult to obtain by actual device fabrication. Therefore, in   
this study, the electric field of AlGaN/AlN/GaN HFETs with different SFP length from 
0.5m to 3m were simulated and compared to the HFETs without SFP. The schematics 
of III-N HFETs with and without SFP are shown in Figure 38. The simulated HFETs 
have LGD = 7.5 m, LG = 2 m and LGS = 1.5 m. The gate top is 3m-long. The SFP 
length (SFP_D) varies from 0.25 to 3 m in this simulation. 250 nm-thick SiN layer with 












Figure 38. The schematic of AlGaN/AlN/GaN HFET (a) without SFP (b) with SFP 
 
At VGS = -5V and VDS = 500V, the simulated electric field distribution along the 
AlGaN surface and 2DEG channel of HFETs with different SFP dimension are shown in 
Figure 39. It can be seen that the electric field near gate edge is reduced when a longer 
SFP is used. However, another high field region is observed at the edge of SFP. The 
electric field at SFP edge increases and exceeds that at gate edge when SFP is longer than 
0.5 m. Therefore, the result indicates that a long SFP is not preferred. The optimal 
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length of SFP is around 0.5 ~ 1 m to achieve low electric field at the gate and SFP edges 
simultaneously. The simulation results provide a viable approach to improve the 
breakdown voltage of III-N HFETs. Further study on SFP structures are required for III-
N HFETs in the future. 
 






























































































Figure 39. The simulated electric field distribution at (a) AlGaN surface (b) 2DEG channel of 





3.4 Epitaxial layer structure 
In this study, two III-N HFETs wafers with different barrier layer materials 
(AlGaN and InAlN) grown on different substrates were used to study the recessed-gate 
structure and evaluate the device performance. The epitaxy layer structures of both 
wafers are listed in Table 11. The Al0.25Ga0.75N/AlN/GaN HFET wafer was acquired 
from a commercial epitaxy vendor. The Al0.25Ga0.75N/AlN/GaN HFET structure consists 
of a 30nm Al0.25Ga0.75N barrier layer, a 1nm AlN layer and a 3m GaN buffer layer 
grown on a 3-inch silicon substrate (wafer ID: INTS110127h3). The AlN binary layer 
was designed to enhance the carrier density and mobility in 2DEG channel [159]. The 
sheet resistance is 250 Ω/□ measured by transmission-line-model (TLM) patterns. This 
Al0.25Ga0.75N/ AlN/GaN HFET wafer was used to develop the fabrication processes and 
study the recessed-gate HFETs for high-voltage applications. 
The other InAlN/AlN/GaN epitaxial structure was grown on a SiC substrate by a 
Thomas–Swan MOCVD system in the AMDG group led by Prof. Russell D. Dupuis at 
Georgia Tech (wafer ID: 1-2036-2). The HFET epitaxial structures consist of 20 nm 
lattice-matched (LM) In0.17Al0.83N barrier layer, a 1 nm AlN binary layer and a 3 m Fe-
doped GaN layer. The LM In0.17Al0.83N barrier layer helps reduce the strain-induced 
defects and provides higher polarization than AlGaN layer to achieve higher carrier 
density in 2DEG channel. Therefore, a lower sheet resistance of 225 Ω/□ is measured 
from the TLM patterns.  SiC substrate can provide better thermal conductivity and less 
lattice-mismatch-induced defects than silicon substrates. Therefore, InAlN/AlN/GaN 
HFETs were fabricated on this wafer to explore better d.c and microwave performance. 
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Table 11 A summary of epitaxy layer structure AlGaN/AlN/GaN and InAlN/AlN/GaN HFETs grown 
on silicon and SiC substrates used in this study 
 
AlGaN/AlN/GaN HFET  
(Wafer ID: INTS110127h3) 
InAlN/AlN/GaN HFET  
(Wafer ID: 1-2036-2) 
Layer Material Thickness Material Thickness 
Barrier layer Al0.25Ga0.75N 30 nm In0.17Al0.83N 20 nm 
Binary layer AlN 1 nm AlN 1 nm 
Buffer layer GaN 3 m GaN 3 m 
Substrate Silicon SiC 
 
3.5 Fabrication process development 
3.5.1 Fabrication process flow 
The recessed-gate structure was developed using the AlGaN/AlN/GaN HFET 
wafer. For comparison, the same fabrication processes were also applied on non-recessed 
HFETs except the electrode-less wet etching. As shown in Figure 40 (a), the fabrication 
process of recessed-gate AlGaN/AlN/GaN HFETs starts from the mesa isolation using a 
chlorine-based dry etching in an ICP etching tool. After the mesa isolation, a PECVD 
SiO2 layer is deposited and patterned by buffered oxide etchant (BOE) to serve as the 
electrode-less wet etching mask.  A mixture solution of potassium persulfate (K2S2O8) 
and potassium hydroxide (KOH) is prepared with designed concentration. After placing 
the sample in the solution, a 600 W helium-xenon flood-exposure system is used to shine 
ultraviolet light on the sample to catalyze the electrolyte without the need for additional 
current source during the wet etching.  
After the recessed-gate etching, Si/Al/Ti/Au (125/500/300/500Å) ohmic metal is 
deposited by e-gun evaporation and annealed at 650C for 10 minutes to form the in-situ 
doped drain and source contact pads. A remote-oxygen-plasma treatment is applied on 
some samples prior the gate metal deposition to investigate the impact of surface plasma 
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treatment. Ni/Au gate electrodes are deposited using an electron-gun evaporator and 
patterned by lift-off technique to complete the recessed-gate HFETs. The schematic 
cross-section of the recessed-gate AlGaN/AlN/GaN HFET is shown in Figure 40 (b). 
Benzocyclobutene (BCB) layer is used to passivate the HFET samples, followed by the 
via-hole opening in an ICP tool. Finally, thick Ti/Au (500/10000Å) Metal-1 layer was 
deposited for interconnects and probe pads.  The devices in this set of study have a range 
of gate width (WG) from 0.3 mm to 10 mm. 
(a)    (b) 
Mesa isolation etching 
 
↓ 








BCB passivation and via-hole etching 
↓ 
Metal 1 
Figure 40. (a) The process flow and (b) the schematic cross section before BCB passivation for a 
recessed-gate AlGaN/AlN/GaN HFET. 
 
For InAlN/AlN/GaN HFETs, similar chlorine-based dry mesa etching process is 
used to isolate the devices, as shown in Figure 41 (a). Ti/Al/Ti/Au metal stack 
(300/500/300/500Å) are patterned and annealed at 450 C for 10 minutes followed by 
750C for 1 minute in nitrogen environment to achieve the specific contact resistance < 1 
-mm.  Without a recess etching, a tri-layer e-beam lithography technique with PMMA 
A2/ MMA EL9/PMMA A6 resists is used to pattern the T-shaped gate. 800 C/cm2 and 
240 C/cm2 doses are used to expose the gate-foot and gate-top patterns, respectively. 
After the e-beam lithography, Ni/Au (500/10000 Å) gate metal is deposited by e-gun 
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evaporation and patterned by lift-off technique. The fabricated T-gate has gate foot length 
of 150nm and the gate top is around 400nm wide, as shown in Figure 41 (b).  The 
schematic of InAlN/AlN/GaN HFETs before passivation are shown in Figure 41 (c). A 
thick Ti/Au metal-1 layer (500/10000Å) is deposited to connect two-fingered structure 
with co-planer waveguide. Benzocyclobutene (BCB) layer was used to passivate the 
sample after the device fabrication processes. 
(a)    (b) 
Mesa isolation etching 
 
↓ 
Electrode-less wet recess etching 
↓ 











Figure 41. (a) The process flow and (b) the SEM picture of 150nm T-gate and (c) a schematic of 
fabricated InAlN/AlN/GaN HEMT before BCB passivation 
 
3.5.2 In-situ doped Si/Al/Ti/Au metal scheme 
For III-N HFETs, Ti/Al-based metal stacks, such as Ti/Al/Ti/Au and Ti/Al/Ni/Au, 
are typically used for source and drain contacts. The achievable specific contact 
resistance ~ 1E-5 Ω-cm2. However, lower contact resistance is desired to improve the 
device performance. To address the problem, a new metal stack was studied at Georgia 
Tech by using a thin silicon layer in the contact metal stack as shown in Figure 42. The 
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additional silicon layer can create an in-situ doped n-type region under the metal stack 
which reduces the Schottky barrier thickness without using a regrowth technique. On top 
of the silicon layer, an aluminum layer is used to form AlN layer to reduce the Schottky 
barrier height. The top refractory metal layer, such as Au and Pt, are used to prevent Al 
and Si out-diffusion and oxidation during the post-deposition annealing. This approach 
helps achieve low-resistance contacts and also keeps the process simplicity of Ti/Al-
based contacts. In the perspective of process integration, the Si/Al layers can also be 
replaced by conventional Al-Si alloy used in modern semiconductor interconnect process 














Figure 42.  The schematic showing the Si/Al-based contact before and after annealing. 
 
To validate the new metal stacks and explore the optimal process recipe, two 
AlGaN/AlN/GaN HFET test samples were cut from the same wafer (wafer ID: 
INTS110127h3) to reduce the variation from material growth. After mesa isolation 
etching process, 100/500/250/500 Å and 125/500/250/500 Å Si/Al/Ti/Au metal stacks 
were deposited separately on the two samples by e-beam evaporation and patterned by 
lift-off technique. Each sample was then cleaved into 9 pieces and annealed at different 
temperature (675,700,725 C) and time (2.5, 5, 10 minutes).  Another HFET sample with 




In Figure 43, the contour plots of measured specific contact resistance of 
Si/Al/Ti/Au contacts versus the annealing time and temperature are plotted. In both 
figures, the lowest specific contact resistance is achieved with longer annealing time at 
low annealing temperature. This indicates that the Si/Al/Ti/Au stacks require proper 
activation energy for silicon diffusion and activation. 125 Å thick Si layer provides wider 
range of optimal annealing conditions than 100 Å Si layer. In Table 12, the measured 
specific contact resistance is reduced from 8E-6 Ω·cm for Ti/Al/Ti/Au to 3.7E-06 Ω·cm 
for Si/Al/Ti/Au contacts. These results demonstrate the validity of the proposed new 
Si/Al/Ti/Au metal stacks for the manufacture of low-resistive alloyed metal contacts. The 
invention disclosure regarding this novel technique has been submitted to Georgia Tech 



























































































Figure 43. The contour plots of specific contact resistance of (a) 100A Si and (b) 125A Si layer of 
Si/Al/Ti/Au stacks versus the annealing time and temperature on HFET samples (wafer ID: 
INTS110127h3) 
 












675 3.7E-06 0.32 
Ti/Al/Ti/Au 
(300/700/300/500Å) 
750 8E-06 0.46 
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3.5.3 Electrode-less wet recess etching 
To create a recessed-gate structure, plasma-enahced dry teching processes are 
typically used for III-N HFETs. However, the inevitable plasma deamage and the control 
of recess depth are very challenging. KOH-based wet etching may prevent the etching 
damage but the eteching unifomity is difficult to control. At Georgia Tech, a novel 
electrode-less wet etching was developed to create the recessed-gate structure without 
plasma damage. AlN layer is used as the etch-stop layer to achieve uniform recess depth 
and smooth etched surface across the sample. 
Shown in Figure 44 is the flood exposure system used for the electrode-less wet 
etching process. A solution of potassium persulfate (K2S2O8) and potassium hydroxide 
(KOH) with the designed concentration (K2S2O8 = 0.001 M ; KOH = 0.002 M) is 
prepared as the wet etchant. The ultraviolet light generated by the 600W hellium-xenon 
light source is used to catalyze the electrolyte without the need for additional current 
source during the etching. 
             
Figure 44. The flood exposure system used for the electrode-less wet etching process. 
To test the wet etching rate on AlGaN layer, seven AlGaN/AlN/GaN samples 
were cut from the same wafer (wafer ID: INTS110127h3) and etched by the same etching 
process with different etching time. After removing the PECVD SiO2 mask layer, the 
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recess depth was measured by an atomic-force microscopy (AFM). As shown in Figure 
45, a constant etching rate of 1.1 nm/min was measured until the recess depth reached 
~30 nm after 30 minutes of wet etching. After 45 minutes of wet etching, the recess depth 
remained unchanged. The result indicates that a high etching selectivity can be achieved 
between AlGaN and AlN layers in this wet-etching system. Thus the AlN binary barrier 
layer can be used as an etching-stop layer and the etching depth can be tightly controlled 
by the AlN layer in the epitaxy structure design.  Because the etching-stop layer is 
determined by the epitaxial growth which has high uniformity across the wafer, the high 
uniformity of recess depth can be achieved.  The stable etching rate also shows that 
arbitrary recessing depths can be achieved by using timed recessing etching, yielding an 
arbitrary threshold voltage ranging from D-mode (normally-on) to E-mode (normally-off) 
operations for III-N HFETs.  Overall, the proposed wet-etching approach will yield 
robust wafer-scale manufacturability for highly integrated circuit implementation.  























Etching time (minutes) 
Etching rate = 1.1 nm/min
 
Figure 45. The recess depth versus etching time of the electrode-less wet etching process on 
AlGaN/AlN/GaN HFET samples (wafer ID: INTS110127h3). 
 
The etched surface roughness was also measured by an AFM as shown in Figure 
46. Compared to the as-grown surface, the roughness on the etched surface is only 
slightly increased from 0.255 nm to 0.37 nm.  The result shows that a smooth etched 
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surface can be achieved using this unique wet etching approach. This novel electrode-less 
wet etching processes have been publish in CS MANTECH conference [160] and filed as 
an provision patent (US Provisional 61/552,257) by Georgia Tech Research Corporation 
on Oct 17, 2011(GTRC ID: 5805.) 
(a) (b) 
  
Figure 46. The atomic-force microscopy image on (a) the wet-etched surface and (b) the as-grown 
surface of HFET samples (wafer ID: INTS110127h3) 
 
3.5.4 Remote-oxygen-plasma treatment  
Recent studies on III-N HFETs using a gate-pulse measurement reveal that 
significant carrier trapping occurs near gate electrode, leading to severe current-collapse 
and high dynamic on-resistance. To reduce the carrier trapping in III-N HFETs, a remote-
oxygen-plasma treatment in plasma-enhanced ALD (PE-ALD) tool was studied at 
Georgia Tech. In contrast to a PECVD system that typically excites the plasma in close 
proximity to the wafer surface, the PE-ALD system generates the oxygen plasma in a 
remote location, which is approximately 30 cm away from the main growth chamber as 
shown in Figure 47.  Therefore, plasma damage can be eliminated in the remote-oxygen-




Figure 47. The Cambridge Fiji PE-ALD system used for the remote-oxygen-plasma treatment. 
 
To evaluate the effect of the plasma treatment to the surface chemical 
composition before and after the plasma treatment, two samples (Sample-A and B) were 
cut from the same AlGaN/AlN/GaN wafer (wafer ID: INTS110127h3). After the 
electrode-less wet etching process to expose AlN layer on the samples, Sample-B was 
exposed to the remote-oxygen plasma for 3 minutes at 300C. A Thermo Scientific K-
Alpha X-ray photoelectron spectroscopy (XPS) was used to measure the high-resolution 
XPS spectra, which can provide information on the chemical bonding in the top 5-nm 
surface material. Shown in Figure 48 and Figure 49 are the XPS spectra of AlGaN and 
AlN surfaces, respectively, on Sample-A and Sample-B.  By using the Al-O (74.8 eV 
from Al2O3) and Al-N (74 eV from AlN) for the fitting of the Al2p spectrum, as well as 
using Ga-O (21 eV from Ga2O3) and Ga-N (20 eV from GaN) for the Ga3d spectrum [161, 
162], the Gaussian-shaped fitting of these energy peaks indicate that both oxide and 
nitride are observed on the surfaces.  For sample A without the oxygen plasma treatment, 
minor Al-O and Ga-O peaks (4.7 % and 9.1 %) were observed on AlGaN and AlN 
surface, which is due to the inevitable surface exposure to the air. After the oxygen 
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plasma exposure for 3 minutes on Sample-B, Al-O and Ga-O peaks on AlGaN surface 
are both increased to 27.9 % and 18.6 %, respectively.  This indicates that the AlO and 
GaO are formed on the AlGaN surface while the Al-N and Ga-N peaks are still 
significant.  The result suggests that the AlGaN surface is oxidized but the thickness of 
the surface oxide is much thinner than sampling depth of the XPS tool and the underlying 
AlGaN signals are also significant in the measured spectra.  
In Figure 49. The XPS results of the exposed AlN surface show that the Al-O 
peak is increased from 3.3 % to 21.1 % after the oxygen-plasma treatment, while the Ga-
O peak only slightly changed from 3.7 % to 5.4 %.  The result indicates that the AlN 
layer in the recessed region is converted into AlONx but the underlying GaN buffer layer 
is not oxidized by the remote-oxygen-plasma treatment.  Therefore, a thin layer of AlONx 
was formed in the recessed region of Sample-B while the unetched AlGaN region is 
passivated by the layer of GaO and AlO after the remote oxygen plasma treatment.   
 
Figure 48. (a) The Al2p and (b) Ga3d XPS spectra of AlGaN surface on sample-A (without oxygen 




Figure 49. (a) Al2p and (b) Ga3d XPS spectra of AlN surface on Sample-A (without the oxygen plasma 
treatment) and Sample-B (with the oxygen plasma treatment). 
 
3.6 Characteristics of AlGaN/AlN/GaN HFETs 
3.6.1 Characteristics with recessed-gate structure 
To study the influence of electrode-less wet recess etching to device performance, 
as-grown and recessed-gate AlGaN/AlN/GaN HFETs were fabricated and characterized. 
The measured ID-VGS curves and ID-VDS family curves of 0.3-mm-wide as-grown and 
recessed-gate HFETs (LGD = 13 m and LG = 3 m) at VDS = 10 V are shown in Figure 50.  
The threshold voltage (Vth) is determined at IDS = 1 mA/mm.  In Figure 50 (a), Vth = -6 V 
for the as-grown HFET is shifted to 0.06 V after the recessed-gate etching.  The on-off 
ratio is approximately identical (2×106) on both devices while the maximum 
transconductance (gm,max) is increased from 86 mS/mm to 116 mS/mm on the recessed-
gate HFET due to reduced barrier thickness. The off-state drain leakage current remains < 
200 nA/mm for devices with and without the recessed-gate etching. These results confirm 
that good Schottky-gate properties can be achieved on recessed-gate devices. In Figure 
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50 (b), the ID-VDS family curves of the as-grown HFET show ID,max > 510 mA/mm at VGS 
= 1V while lower ID,max of 420 mA/mm at VGS = 4 V is observed on the recessed-gate 
HFETs. The specific on-resistance (Ron·A) of 6.6 mΩ-cm
2 on the recessed-gate HFET is 
also higher than 4.7 mΩ-cm2 on the as-grown HFET. Higher on-resistance and lower 
maximum drain current may be attributed to the higher intrinsic channel resistance (Rch) 
in the recess region. In Figure 51, the recessed-gate HFET with LGD = 13 m shows a 
breakdown voltage of 1200 V when VGS = -5 V, corresponding to lateral breakdown field 
of 0.92 MV/cm.  
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Figure 50. (a)The measured ID-VGS transfer curves and (b) ID-VDS family curves of 0.3-mm-wide 
HFETs with and without recessed-gate etching (wafer ID: INTS110127h3).   
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Figure 51. The drain and gate leakage current of a fabricated recessed-gate HFET (wafer ID: 




The recessed-gate HFETs were also measured in an Agilent B1505A digital curve 
tracer with a pulse width of 100 µs and a duty cycle of 2 % for the maximum achievable 
current.  Shown in Figure 52 are the family curves of a recessed-gate AlGaN/AlN/GaN 
HFET with WG = 10 mm. A maximum current of 4 A, corresponding to 400 mA/mm 
current density, is achieved at VGS = 4 V. The lower current density, when compared to 
0.3-mm-wide devices, may be attributed to current spreading issue in multi-finger 
devices. Nevertheless, the specific on-resistance of 4 mΩ-cm2 is measured at VDS = 1 V 
and VGS = 4 V, suggesting that the electrode-less wet etching does not cause any 
undesired degradation in III-N HFETs. 













































Figure 52. The on-state characteristics of a fabricated recessed-gate HFET with WG = 10mm and LGD 
= 13 m. 
 
Figure 53 shows a histogram for Vth distribution of fabricated HFETs with WG = 3 
mm to 10mm.  The data points were collected from a wafer piece with area of 1 × 0.5 
cm2.  The averaged Vth is -0.1 V and the standard deviation for Vth is 0.17 V. The 
relatively tight control of Vth suggests that uniform recess depth can be achieved with the 
electrode-less wet etching. 
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Figure 53. The histogram of measured threshold voltages of recessed-gate HFETs (wafer ID: 
INTS110127h3) 
 
Figure 54 shows a device performance comparison chart for normally-off III-N 
FETs using different approaches. The 0.3-mm-wide recessed-gate HFET shows 
breakdown voltage of 1200V and Ron·A of 6.6 mΩ-cm
2. This corresponds to a Baliga's 
figure of merit (BV2/Ron) of 240 MW/cm
2 which is among the state-of-the-art normally-
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Figure 54. The specific on-resistance versus breakdown voltage for E-mode III-N high power 
transistors with different threshold voltage control approaches [10, 163, 164, 165, 166, 167, 168, 169, 
170, 171]- [172, 173, 174]. 
98 
 
3.6.2 Characteristics with the remote-oxygen-plasma treatment 
Although the recessed-gate AlGaN/AlN/GaN HFETs show good current drive 
and high breakdown voltage, the gate-pulse measurements revealed severe current-
collapse and high dynamic on-resistance. In previous studies, these problems have been 
attributed to the carrier trapping near gate electrode. To improve the switching 
performance and to study the impact of the remote-oxygen-plasma treatment, two 
samples of recessed-gate AlGaN/AlN/GaN HFETs were fabricated with and without the 
remote-oxygen-plasma treatment. The control sample (Sample-A) and the plasma-treated 
sample (Sample-B) were cut from the same wafer (wafer ID: INTS110127h3). The tested 
devices have the same dimension (LGD = 13 m, LG = 3 m and LGS = 2 m). A Keithley 
4200 semiconductor characterization system was used to measure d.c characteristics at 
room temperature. An Agilent B1505A curve tracer with single-pulse and dual-pulse 
setups was used to measure the quasi-static characteristics.  
The measured ID-VGS transfer curves at VDS = 5 V are shown in Figure 55.  
Compared to a recessed-gate HFETs without plasma treatment, Vth, defined at ID = 
1mA/mm, is shifted from -0.25 V to 0 V for a HFET that went through an additional 3 
minutes of the oxygen plasma treatment prior to the gate metallization.  The off-state 
drain leakage current is also reduced by two orders of magnitude (from 380 to 3.8 
nA/mm) for VGS < Vth and an on-off ratio of 4×10
7 is achieved.  The peak 
transconductance (gm,max) also slightly increases from 173 mS/mm to 180 mS/mm with a 
broader peak-gm plateau.  The Vth shifting and significant gate leakage current 
suppression can be attributed to the formation of AlONx on the exposed AlN surface in 
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the recessed gate region after the plasma treatment.  The sub-threshold slope (S) is also 
reduced from 85 mV/decade to 75 mV/decade after the remote oxygen plasma treatment.   






























































Figure 55. The measured ID-VGS curves of 0.3-mm-wide recessed-gate HFETs with LGD = 13 m and 
LG = 3 m (wafer ID: INTS110127h3) with and without the remote-oxygen-plasma treatment 
 
The I-V characteristics of gate-source (GS) diodes of recessed-gate HFETs on 
both samples were also measured as shown in Figure 56.  At low gate voltage region (-
5V< VGS < 2V), the GS diode for Sample-B shows lower gate leakage current than that 
on Sample-A.  The lower leakage current is attributed to the formation of AlONx in the 
recessed gate region.  However, the gate current (IG) on both samples reached 1 mA/mm 
for VGS > 3V. Therefore, the maximum VGS is limited at VGS = 3V on both samples. 



































Figure 56. A comparison of the gate diode I-V characteristics for recessed-gate HFETs (wafer ID: 




Shown in Figure 57 are the C-V curves of circular-shaped gate diodes that have a 
radius of 40 m measured by a HP 4284A LCR meter with 1MHz small signal.  Each C-
V curve sweeps from -1V to 0.75V and vice versa with a sweeping time of 90 sec.  The 
C-V curves show that a threshold voltage is shifted by 0.25 V after the oxygen plasma 
treatment, which is consistent with the shift of Vth from the ID-VGS transfer characteristics 
of recessed-gate HFETs.  The hysteresis is reduced from 15 mV for Sample A to < 5 mV 
for Sample B.  It is also noted that the slope of C-V curves remains the same on both 
samples.  The two-dimensional electron gas (2DEG) carrier concentration profiles 
calculated from the C-V curves were not affected by the oxygen plasma treatment as 
shown in the inset of Figure 57.  The C-V characteristics may suggest that no problematic 
plasma-related damage occurs during the oxygen plasma treatment, as it does not induce 
an increase in the interface charge density nor does it cause any change in the 2DEG 
redistribution in the HFET structure.  








































































Figure 57. A set of C-V curves of circular-shaped gate diodes with 40 m radius on the recessed area 
(wafer ID: INTS110127h3).  The inset graph shows the carrier concentration profile of the diodes 
without and with oxygen plasma treatment  
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Both d.c. and gate-pulsed ID-VDS measurements were performed to study the 
influence of remote-oxygen-plasma treatment on fabricated recessed-gate HFETs.  The 
measured d.c. (dotted lines) ID-VDS family curves for 0.3-mm-wide AlGaN/AlN/GaN 
HFETs with and without plasma treatment are shown in Figure 58.  ID,max reaches 522 
mA/mm and 465 mA/mm at VGS = 3 V for devices with and without plasma treatment, 
respectively.  To avoid the impact of IG, the d.c. on-resistance (RON,DC) is evaluated at VGS 
= 2 V and VDS = 1 V. The measured RON,DC are 6.8 Ω-mm and 7.1 Ω-mm for HFETs with 
and without plasma treatment, respectively.  The maximally achievable drain current and 
on-resistance on HFET with plasma treatment are comparable to those on devices without 
plasma treatment.  This indicates that the remote-oxygen-plasma treatment does not 
induce the current degradation and carrier depletion as reported earlier [175].  
The pulsed measurement results are also shown in Figure 58 with solid line 
curves.  The pulsed I-V measurement was conducted using 500-s-wide pulses with a 50-
ms period (1 % duty cycle) applied to the gate electrode.  The graphs show that 32 % of 
drain current reduction on the HFET without plasma treatment at VGS = 3V and VDS = 
10V while the device with plasma treatment shows 5% of increasing current due to 
reduced self-heating.  It is shown that the remote-oxygen-plasma treatment is essentially 
suppressing the surface state related carrier trapping and could help improve the dynamic 
switching characteristics of III-N HFETs. 
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Figure 58. Measured d.c. and pulsed ID-VDS curves of 0.3-mm-wide recessed-gate HFETs (wafer ID: 
INTS110127h3) (a) with and (b) without remote-oxygen-plasma treatment.   
 
 
The dynamic on-resistance of recessed-gate HFETs was also evaluated on both 
samples using a dual-pulse setup in Agilent B1505A curve tracer.  The 0.3-mm-wide 
AlGaN/AlN/GaN HFETs on both samples were switched between the on-state (VGS = 2 V 
and VDS = 1 V) and different off-states (VGS = -5 V and VDS increases from 0 V to 45 V).  
The duty cycle was 1% (5 ms of on-state with a 500-ms period) to prevent the self-
heating.  The dynamic on-resistance (RON,dynamic) measured at VGS = 2 V with VDS = 1 V 
was compared to that evaluated in the d.c. family curve (RON,DC).  In Figure 59, the 
normalized dynamic on-resistance (RON,dynamic / RON,DC) as a function of different off-state 
VDS values is shown.  RON,dynamic in Sample-A increases with the increasing off-state VDS 
due to the off-state electron trapping under high electric field between the drain and the 
gate.  On the other hand, the oxide formed at the surface of Sample-B helps prevent the 
carrier trapping, resulting in 67 % of reduction on the RON,dynamic at off-state with VDS = 
45V.  Compared to 40 % improvement using N2O plasma treatment [176] and 80% using 
AlN passivation layer [177], this result demonstrates that the remote-oxygen-plasma 
treatment can effectively suppress the surface trap related to switching transient in 
AlGaN/AlN/GaN HFETs.  
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Figure 59. A plot showing the normalized dynamic on-resistance (RON,dynamic /RON,DC) of recessed-gate 
HFETs (wafer ID: INTS110127h3) with and without the remote-oxygen-plasma treatment. 
 
3.7 Characteristics of InAlN/AlN/GaN HFETs 
3.7.1 D.c characteristics  
To explore better d.c and microwave performance, LM InAlN/AlN/GaN HFETs 
were also fabricated without a recessed-gate structure at Georgia Tech. The fabricated 
InAlN/AlN/GaN HFETs on SiC substrates (wafer ID: 1-2036-2) were characterized by a 
Keithley 4200-SCS semiconductor parameter analyzer at room temperature for d.c 
performance. The ID-VGS transfer characteristics at VDS = 5 V and ID-VDS family curves of 
an InAlN/AlN/GaN HFET with gate width (WG) = 2×25 m are shown in Figure 60. 
The ID-VGS transfer curves show that the Vth is about -7 V and the maximum 
transconductance (gm,max) reaches 250 mS/mm at VGS = -4.3 V without a gate-recess 
structure. The ID,max= 1.4 A/mm at VGS = 1 V and VDS = 10 V was achieved with the on-





















































































Figure 60. (a) The gm and IDS versus VGS plot and (b) measured family curves of a 2×25 m 
InAlN/AlN/GaN HFET (wafer ID: 1-2036-2-A) with LG=150nm. 
 
3.7.2 S-parameters measurements 
Two InAlN/AlN/GaN HFETs with WG = 2×25 m and 2×50 m were then 
characterized in an Anritsu 37397D Vector Network Analyzer from 40 MHz to 65 GHz 
at room temperature. A HP 4142B modular DC source/monitor system was used to 
provide d.c voltage to the bias inputs of Anritsu 37397D VNA. Before each 
measurement, on-wafer short-open-load-through (SOLT) calibration patterns were 
measured to de-embed the parasitics in the measurement system. The HFETs were 
measured in the common-emitter coplanar waveguide (CPW) configuration. The 
measured S-parameters were used to calculate the frequency-dependent |h21|
2, MAG and 
U as shown in Figure 61.  For 2×25-m-wide device, a 20 dB/decade line fitting is drawn 
on the measured |h21|
2 and U curves to determine fT of 60 GHz and fmax of 188 GHz at VGS 
= -5 V and VDS = 5 V.  Similarly, the 2×50-m-wide device shows fT = 80 GHz and fmax = 
106 GHz at VGS = -4 V and VDS = 5 V. The VGS-dependent fT and fmax values of the 2×25 
m and 2×50 m InAlN HFET are plotted in Figure 62.  For both HFETs, fT and fmax 
reach the maximum value at VGS  = -5 V where the transconductance is also highest.  The 
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higher fmax for 2×50-m-wide device is attributed to the less impact of parasitic 
capacitance. However, the higher gate resistance caused by longer gate finger also 
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Figure 61. The frequency-dependent |h21|2 and Ug for (a) 2×25 m and (b) 2×50 m LM InAlN/AlN/ 
GaN HFETs (wafer ID: 1-2036-2).  
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Figure 62. The corresponding fT and fmax evaluation for (a) 2×25 m and (b) 2×50 m-wide 
InAlN/AlN/GaN HFETs (wafer ID: 1-2036-2-A) various gate voltages for VDS = 5V.  
 
Figure 63 shows a comparison chart for the fT and gate length (LG) of reported III-
N HFETs. The InAlN/AlN/GaN HFET fabricated at Georgia Tech showed a fT-LG 
product of 12 GHz-m and 9 GHz-m for 2×50-m and 2×25-m HFETs, which are 
among the best reported microwave III-N HFETs. The results indicate that the fabrication 
processes are applicable to different III-N HFETs and also suggest that further 
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performance improvement can be achieved by more process optimization on 
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Figure 63. The cut-off frequency (fT) versus gate length (LG) for reported III-N HFETs  [55] [56] [62] 
[64] [74] [178] [179] [180] [181] [182] [183]  [184]  [185] [186]  [187] [188]  
 
3.8 Summary 
In summary, device simulation and several unique fabrication processes were 
developed for high-power and microwave III-N HFETs at Georgia Tech. Synopsys 
Sentaurus Device simulator was used to study the influence of barrier layer thickness and 
SFP dimension before actual device fabrication. The simulated results suggest that a 
recessed-gate structure is more preferable than using a thin AlGaN layer to achieve a 
more positive Vth without fT degradation for III-N HFETs. The simulation results also 
indicated that 0.5~1-m-wide SFP may be the optimal dimension to reduce the electric 
field in III-N HFETs for higher breakdown voltage.  
Recessed-gate AlGaN/AlN/GaN HFETs were then studied experimentally using 
an electrode-less wet etching and a remote-oxygen plasma treatment. In-situ doped 
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contacts were developed to reduce contact resistance for III-N HFETs. A high etching 
selectivity between AlGaN and AlN was observed during the electrode-less wet etching. 
Uniform recess depth and smooth etched surface were achieved. The recessed-gate 
AlGaN/AlN/GaN HFETs show Vth ~ 0 V with standard deviation < 0.17 V out of 60 
fabricated devices with gate width (WG) = 3 mm to 10 mm. A maximum current drive > 4 
A was achieved on a 10-mm wide recessed-gate HFET at VGS = 4 V. The minimal on-
resistance Ron·A is < 6 mΩ-cm
2 with the breakdown voltage of recessed-gate > 1200 V. It 
corresponds to a figure of merit (BV2/Ron) of 240 MW/cm
2, which is among the best 
results for normally-off III-N HFETs. With the effective surface passivation by the 
remote-oxygen-plasma treatment, current-collapse was eliminated in recessed-gate 
AlGaN/AlN/GaN HFETs. The dynamic on-resistance is reduced by 67 % at off-state with 
VDS = 45 V after the remote-oxygen-plasma treatment. The results clearly show the great 
potential of III-N HFETs in high-voltage and high-power switching applications. 
To explore better d.c and microwave characteristics, InAlN/AlN/GaN HFETs 
with 150 nm-wide gate were fabricated and characterized. The highest drain current 
density ID,max reached 1.4 A/mm with a maximum extrinsic transconductance (gm,max) of 
250 mS/mm. The measured on-resistance (RDS(on)) is smaller than 2.24 Ω·mm. For 2×50-
m-wide device, fT of 80 GHz and fmax of 106 GHz were demonstrated.  The product of fT 
and LG for the fabricated InAlN/AlN/GaN III-N HFETs is 12GHz-m, which is 
comparable to other reported III-N HFETs. These results suggest that InAlN/AlN/GaN 
HFETs are also promising for high-current and high-frequency applications. Based on the 
results in this study, three invention disclosures [189, 190, 191], three journal papers [192, 




 DEVELOPMENT OF III-N METAL-INSULATOR-
SEMICONDUCTOR FIELD-EFFECT TRANSISTORS  
4.1 Introduction 
Although III-N HFETs have been demonstrated with high current drive > 400 
mA/mm and breakdown voltage > 1000 V, the Schottky gate suffers from limited voltage 
swing and high gate leakage current.  These problems can be eased by using a metal-
insulator-semiconductor field-effect transistor (MISFET) structure with a high-k gate 
insulator layer. III-N MISFETs with high-k dielectrics deposited by different deposition 
techniques, such as MOCVD and PECVD, have been demonstrated [194, 195]. Al2O3 
gate insulator deposited by atomic-layer deposition (ALD) technique is one of the 
promising approaches for III-N MISFETs because Al2O3 has better thermal stability and 
larger bandgap (8.8 eV) than ZrO2 (5.7 eV) and HfO2 (5.3 eV.) ALD deposition 
technique also provides a uniform deposition and more precise thickness control than 
other deposition techniques. However, previous studies on III-N MISFETs with ALD-
Al2O3 gate insulator indicated that the ALD deposition recipe and the post-deposition 
annealing condition have significant influence on device stability and dynamic switching 
performance [29, 196, 197]. Nevertheless, a comprehensive study on ALD-Al2O3 
deposition for III-N MISFETs has not yet been done because of the relatively large 
number of samples required for a full-scale design of experiment (DOE). In this study, to 
reduce the number of samples required, a 2-level fractional factorial DOE (26-2 DOE) was 
conducted using only 16 samples to study the influence of six ALD process variables. 
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The results suggest that higher deposition temperature, higher annealing 
temperature, and longer annealing time are preferred to reduce the gate leakage current 
and Vth shifting. Higher deposition temperature, longer H2O pulse and shorter TMA pulse 
help reduce the I-V hysteresis. With the optimal ALD deposition recipe obtained from the 
DOE, normally-on AlGaN/AlN/GaN MISFETs are demonstrated with ultra-low leakage 
current (< 1 pA/mm), small hysteresis (< 0.5 V) and high breakdown field (> 1.1 
MV/cm). 
Normally-off recessed-gate AlGaN/AlN/GaN MISFETs were also fabricated 
using the recessed-gate structure and the optimal ALD deposition recipe. The remote-
plasma-treatment prior the 10-nm ALD-Al2O3 deposition was also applied to study the 
influence to device performance and trap characteristics. The plasma-treated recessed-
gate MISFETs show Vth = 0.9 V with enhanced drain current drive (> 250 mA/mm) and 
transconductance (gm,max > 96 mS/mm) at VGS = 4 V. The plasma treatment helps reduce 
the off-state leakage current to < 1 pA/mm, which is 2 orders-of-magnitude lower than 
100 pA/mm on the MISFETs without the plasma treatment. The hysteresis and sub-
threshold slope (S) is also reduced from 0.5 V to 0.25 V and from 110 mV/dec to 86 
mV/dec, respectively, indicating the interface trap density is reduced by the plasma 
treatment.  
To investigate the influence of plasma treatment to the traps in III-N MISFETs, 
frequency-dependent and light-illuminated C-V measurements were conducted on MIS 
diodes. The results from frequency-dependent C-V measurement suggest that the trap 
density (Dit) is reduced by 25 % to 40 % after the plasma treatment. The extracted τ is 
increased, suggesting that more fast traps were passivated by the plasma treatment. The 
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light-illuminated C-V measurement also shows that the density of traps are 70% lower 
after the remote-oxygen-plasma treatment. 
To further understand the influence of plasma treatment and the trap 
characteristics in III-N FETs, a drain current transient analysis is performed using a 
similar approach described in Ref. [89]. By comparing the measurement results with 
other literatures using deep level transient spectroscopy (DLTS) or pulsed drain current 
transients on other III-N devices, the possible origin and characteristics of the traps on 
HFETs and MISFETs are identified. Six common traps with time constants (τ) ranging 
from 180 s to 3 ms are observed in HFETs and MISFETs, in addition to a trap that is 
peculiarly identified in the MISFETs. The results suggest that improved device 
performance of the plasma-treated III-N FETs is attributed to the reduced trap states with 
τ < 400 ms, which are located on III-N surfaces, while the slower traps ( τ > 2 s) cannot 
be reduced by the plasma treatment and are related to the oxygen and carbon impurities 
and the buffer traps in the bulk semiconductors.  
4.2 Device fundamentals 
Similar to III-N HFETs, polarization-induced 2DEG is used as the channel for III-
N MISFETs to achieve higher current drive. However, in addition to the polarization-
induced electron (σP), the interface traps (σint in cm
-2) at the abrupt interface between gate 
insulator and III-N surface and the fixed oxide charge (Nox in cm
-3) in the gate insulator 
are commonly observed in MISFETs. These additional charge have to be taken into the 
consideration for MIS structure. For example, the band diagram of an AlGaN/GaN MIS 




















Figure 64. The band diagram of AlGaN/GaN MIS diode with a gate oxide layer at 0 V 
 











































,where ϕB is the Schottky barrier height between the gate electrode and gate insulator. 
∆EC1 is the conduction band offset at the AlGaN/GaN interface. ∆EC2 is the conduction 
band offset at the insulator/AlGaN interface. Ef0 is the Fermi level with respect to the 
GaN conduction band. εAlGaN and εoxide are the permittivity of AlGaN and the gate oxide 
layer, respectively. dAlGaN and doxide are the AlGaN and gate oxide thickness. σP is the 
electron density (in cm-2)  induced by polarization. σint is the density of charged interface 
traps (in cm-2). Depending on the bias condition, σint can varies with time. Nox is the fixed 
oxide charge density (in cm-3) in the gate insulator layer.  
According to the Vth,MIS equation, density of interface traps (σint) has significant 
influence to MISFETs. To characterize the density of traps and the corresponding time 
constants for carrier trapping/de-trapping processes, frequency-dependent and light-
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illuminated capacitance-voltage (C-V) measurements are commonly used on Schottky 
and MIS diodes.  
Frequency-dependent C-V measurements have been previously used to investigate 
trap states in GaAs [199] and GaSb devices [200]. Similar approach has also been applied 
on III-N Schottky diodes to study the conductance dispersion related to surface and 
interface states in AlGaN/GaN heterojunction structure [201]. The conductance 
dispersion is caused by the filling and emptying of trap states. When electrons in the 
conduction band start to fill the trap states in the band gap, or start to be emitted from the 
trap states to valance band states, the energy loss causes the change of conductance. The 
capacitance is also affected by the trap filling or emptying process. By measuring the 
capacitance and conductance of an III-N Schottky or MIS diode at different frequencies, 
the density of traps and the characteristic time constant (τ) for trap can be estimated. 
For frequency-dependent C-V measurements, the capacitance and conductance are 
measured using the equivalent parallel Cm and Gm model as shown in Figure 65 (a). A 
lump-element circuit is used to analyze diodes with interface traps as shown in Figure 65 
(b). Cb is the gate insulator capacitance. Cs is the capacitance of the spacer layer near the 
heterojunction, Rs is the series resistance of the ohmic contacts. Cit and Rit are the 
interface trap capacitance and associated loss term for the traps. The Cit and Rit can be 




Figure 65. The equivalent lump element model used to extract trap parameters from the measured 
capacitance and conductance [201]. 
 
Based on the lump-element models shown in Figure 65, Cp and Gp can be 
extracted directly from the measured Cm and Gm values using Equation (42) and (43). The 
RS can be estimated from the sheet resistance and contact resistance measured from TLM 
































Assuming the trap states form a continuous trap band, the frequency-dependent Cp 
















The measured Gp/ω data at different frequencies can then be fitted using Equation (45) to 
extract the interface trap density (Dit) and trap state time constant (τ). Because of the high 
small-signal frequency (> 20 kHz) used in C-V measurements, the frequency-dependent 
C-V and G-V can only detect the Dit for the traps with τ ~ 1 s with trap energy (Etrap) 
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near Fermi level. For the slow traps with large time constants, the electron occupation 
condition of traps almost remains unchanged during the C–V sweeping. This means that 
the deep-level traps do not affect the measured C–V curve but act as fixed charges during 
the frequency-dependent C-V measurements.  
To measure the density of traps with various energy levels, light-illuminated C-V 
measurements are proposed [196, 30].  As shown in Figure 66, under light illumination, 
the trapped electron with the trap activation energy level (EA = EC - Etrap) smaller than the 
photon energy (Ephoton = hν) would be photo-ionized and emitted from the traps. After 
emitting the trapped electron, the traps become neutral or positively charged, causing the 
Vth of MIS diode shift toward negative. As a result, the shifting of measured C-V curves 
in a dark environment and a light-illuminated condition can be used to evaluate the 

















Figure 66. The schematic for photo-ionization of captured electrons under light illumination. 
In addition to C-V measurements, drain current transient measurements are also 
commonly used to directly measure the characteristics of traps in HFETs and MISFETs 
[89, 90]. When an III-N transistor is switched from the off-state to the on-state in the 
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linear region, the trapped electron near the gate electrode would be de-trapped from the 
trap centers until a steady-state is reached. The de-trapping process is a function of the 
measurement time (t) and is associated with a characteristic time constant (τ) in an 
exponential form [202]. In some cases, a high density of traps may form a trap band 
instead of a single-level trap energy. A stretched exponential function is often used to 
model such effect [203]. The equation of the time-dependent ID(t) at linear region can be 


















,where ID0 is the steady-state drain current. Ai represents the trap-induced current 
reduction depending on the density and location of traps; τi is the corresponding time 
constant for each trap level; and i is the stretching exponent between 0 and 1. By fitting 
the measured drain current transient, the time constants (τi) for each trap center can be 
extracted. For traps with similar τ on different devices, the origin and location of traps are 
assumed to be the same. Therefore, the values of Ai are indicative of the relative trap 
density in different devices with the same structure. i represents the spreading of trap 
center and may be also correlated to the traps density. For devices share the same III-N 
heterostructure, similar τ observed on different devices may indicate same trap states that 
is pertinent to the semiconductor heterostructure.   
The traps can be further identified from published literatures by investigating the 
activation energy (EA = EC - Etrap.) To extract the EA of each trap, a temperature- 
dependent drain transient measurement or DLTS measurements can be performed at 
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different temperature to extract temperature-dependent τ for each trap. For each trap, the 











  (47) 
,where σn is the capture cross section for electrons; vth is the electron thermal velocity, 
which is proportional to T1/2. NC is the effective density of states at conduction band 
which is proportional to T3/2. By plotting the measured ln(T2τ) against 1/kT in Arrhenius 
plots, EA values can be extracted from the slope of linear fitting.  
As summarized in Table 13, several studies using different approaches have been 
performed to characterize traps in III-N materials with the extracted EA and possible 
origins of traps. Therefore, by comparing the EA and τ, the possible origins of traps in 
fabricated III-N HFETs and MISFETs can be identified. 
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NA 0.95 Ion-irradiation 
induced N-
interstitial trap 






DLTS Au/Ni/ n-GaN 
Schottky diodes 
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2013 Ohio State 
University, 
US 
ID-DLTS InAlN/GaN and 
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HEMT 
30ms 0.57 Buffer trap [221]  
 
4.3 Epitaxy layer structure  
In this study, two AlGaN/AlN/GaN HFET structures grown on silicon and SiC 
substrates were used. Both wafers were acquired from the commercial epi-vendors. The 
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layer structures of both wafers are summarized in Table 16. For the ALD deposition 
study, the Al0.25Ga0.75N/AlN/GaN HFET structure grown on silicon substrate was used. 
The epitaxy structure consists of 30nm Al0.25Ga0.75N barrier layer, a 2-nm AlN layer and 
a 4-m carbon-doped GaN buffer layer grown on a 4-inch silicon substrate (wafer ID: 
NM120481-1). The sheet resistance is 300 Ω/□ measured by transmission-line-model 
(TLM) patterns.  
For the recess-gate MISFETs and trap study, the other Al0.2Ga0.8N/AlN/GaN 
HFET structure grown on a 4-inch SiC substrate was used (wafer ID: GA-0633-35). The 
HFET epitaxial structure consists of 25-nm Al0.2Ga0.8N barrier layer, a 1-nm AlN binary 
layer, a 3-m carbon-doped GaN layer. The sheet resistance is ~ 450 Ω/□ measured by a 
transmission-line-model (TLM) patterns.   
Table 14 A summary of layer structure AlGaN/AlN/GaN and InAlN/AlN/GaN HFETs grown on 
silicon and SiC substrates 
 
AlGaN/AlN/GaN HFET  
on silicon substrate  
(Wafer ID: NM120481-1) 
AlGaN/AlN/GaN HFET  
on SiC substrate  
(Wafer ID: GA-0633-35) 
Layer Material Thickness Material Thickness 
Barrier layer Al0.25Ga0.75N 30 nm Al0.2Ga0.8N 25 nm 
Binary layer AlN 2 nm AlN 1 nm 
Buffer layer GaN 4 m GaN 3 m 
Substrate Silicon SiC 
 
4.4 Development of fabrication processes 
4.4.1 Process flow 
To study the impact of the process variables of ALD deposition recipes to the 
electrical performance of normally-on MISFETs, 16 coupon wafer pieces (~1cm ˟ 1cm) 
were cut form the GaN-on-silicon wafer (NM120481-1) and processed together except 
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the ALD deposition and post-deposition annealing steps. The fabrication flow of 
normally-on AlGaN/AlN/GaN MISFETs is shown in Figure 67 (a). The fabrication 
processing of AlGaN/AlN/GaN MISFETs starts from the device isolation using a 
chlorine-based dry etching recipe in an ICP etching tool. After the device isolation, 
Si/Al/Ti/Au metal stacks (125/500/300/500Å) were deposited and annealed at 650 C for 
10 minutes in a nitrogen environment to form the source and drain contacts.  
16 different ALD deposition and post-deposition annealing recipes were then 
performed to deposit 15 nm Al2O3 layer on the coupon wafer pieces. The Al2O3 thickness 
is verified by an ellipsometer on silicon pieces deposited with the MISFET samples. The 
ALD deposition was performed in a home-made ALD tool (tool name: ALD2) installed 
at the Nanotechnology Research Center (NRC) at Georgia Tech. The post-deposition 
annealing is performed in an oxygen environment by an AnnealSys AS-One rapid 
thermal annealing (RTA) system. Finally, Ni/Au gate metal is deposited and patterned to 
complete the MISFETs.  The fabricated MISFETs have the gate width (WG) of 200 m, 
gate-to-source distance (LGS) of 1.5 m and gate-to-drain distance (LGD) of 1.5 m. The 
schematic of the normally-on AlGaN/AlN/GaN MISFET structure is shown in Figure 67 
(b).  
(a)    (b) 
Mesa isolation etching 
 










Si/Al/Ti/Au ohmic contact 
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To investigate the impact of remote-oxygen-plasma treatment and trap 
characteristics, two HFET samples (HFET-A and HFET-B) and two MISFET samples 
(MISFET-A and MISFET-B) were cut from the same GaN-on-SiC wafer (wafer ID: 
GA0633-35) and processed in the same batch processing run except for an additional 
remote-oxygen-plasma treatment applied on those “B” samples.   
As shown in Figure 68 (a), the fabrication process started from an isolation 
etching using an inductively coupled plasma (ICP) etching tool, followed by a 30-
minutes electrode-less wet etching process to create the recessed-gate area with AlN etch 
stop layer to achieve normally-off characteristics. The detail of the wet-etching 
processing technique was reported earlier [160]. After the recess etching, Si/Al/Ti/Au 
metal stacks (125/500/300/500Å) were deposited and annealed at 650 C for 10 minutes to 
form the drain and source contact pads.  
After the ohmic contact step, a remote-oxygen-plasma treatment was conducted in 
a Cambridge Fiji PE-ALD system for both HFET-B and MISFET-B samples [192].  For 
the oxygen plasma treatment, 40 sccm of oxygen gas is injected into the chamber while 
the pressure is kept at 0.4 mTorr. The oxygen plasma exposure time was 3 minutes for 
HFET-B and MISFET-B. For MISFET-B, the ALD-Al2O3 film was deposited right after 
the said plasma treatment in the same growth run to prevent unnecessary surface 
exposure to the ambient environment.  A 10nm-thick ALD-Al2O3 film was grown using 
trimethylaluminum (TMA) precursor with Ar and oxygen as the carrier gases. The 
growth temperature was 300 C. The ALD-Al2O3 deposition consists of multiple cycles of 
80-ms-long TMA pulse followed by 20 seconds of oxygen plasma exposure. After the 
ALD deposition, the MISFET samples went through post-growth annealing in a rapid 
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thermal annealing system at 650 C for 7 minutes in an oxygen environment to remove 
Al(OH)x residue [196]. 
  Finally, Ni/Au gate metal was deposited to complete the HFET and MISFET 
fabrication. The schematic device cross-sectional view for both HFETs and MISFETs is 
shown in Figure 68 (b).  
(a)    (b) 
Mesa isolation etching 
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Si/Al/Ti/Au ohmic contact 
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(on “B” samples) 
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Figure 68. (a) The process flow and (b) the schematic cross-section of recessed-gate AlGaN/AlN/ GaN 
HFET and MISFET 
 
4.4.2 Fractional factorial design of experiment for ALD deposition recipe 
To explore the ALD Al2O3 deposition recipe, a home-made ALD system (ALD2) 
installed in the Nanotechnology Research Center (NRC) at Georgia Tech is used. The 
schematic diagram of the ALD system is shown in Figure 69. The system consists of two 
precursors, trimethylaluminum (TMA) and water (H2O), controlled by ALD pulse valves. 
N2 is used as the carrier gas in the system. All the adjustable parameters, including the 
deposition temperature (variable n3), the pulse time of the TMA and H2O precursors 
(variable n4 and n5, respectively), the gas dwelling time (n6) as well as the post-growth 
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annealing temperature (n1) and annealing time (n2) are chosen to form the set of designed 
experiment.  
 
Figure 69. The schematic diagram of the ALD system (Tool name: ALD2). 
 
 
A two-level experiment, i.e., the “H” and “L” states, are used for each variable 
designation. The actual values for “H” and “L” used for each variable are summarized in 
Table 15.  To reduce the number of sample required, the designated levels for the TMA 
pulse time (n5) and the gas dwell time (n6) in each experiment are generated by n5 = 
n1·n2·n3 and n6 = n2·n3·n4.  Consequently, a 2
6-2 fractional factorial design are formed to 
study six variables using 16 discrete experiments.  The detailed process conditions of 
each sample are listed in Table 16. 
Table 15. The actual values used as H and L levels in in the 26-2 experiment 
 
























H level 5 30 50 300 7 650 
































1 L L L L L L 
2 L H L L L H 
3 H H L L H L 
4 H L L L H H 
5 H H L H L L 
6 H L L H L H 
7 L L L H H L 
8 L H L H H H 
9 H L H L L L 
10 H H H L L H 
11 L H H L H L 
12 L L H L H H 
13 L H H H L L 
14 L L H H L H 
15 H L H H H L 
16 H H H H H H 
 
 
Based on the design of experiment shown in Table 16, we can calculate the effect 











, where nij =1 at the “H” level or nij = -1 for the “L” level on the particular variables or 
interactions. The yj’s are the measured responses. The magnitude of the Ei represents the 
significance of the variable or the interaction.  Larger magnitude means the variable or 
the interaction has more significant impact on the output response of interests. The sign 
of the effect estimate indicates the variable or interaction having either positive or 
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negative influence on the selected output when the variable or the interaction is at the 
“H” state.   
However, because only 4 variables are fully exploited, the calculated Ei are 
confounded by the other variables and interactions.  For example, the effect estimate of 
interaction n1·n2·n3 (E123) is confounded by the effect estimate of n5 (E5) and the 
interaction of n1·n4·n6 (E146) because n5 is determined by n1·n2·n3 and n6 is determined by 
n2·n3·n4. This means that the effect estimate calculated from n1·n2·n3 is actually a linear 
combination of E5, E123 and E126.  To simplify the result, we assume that high-order 
interactions are negligible when they are confounded with lower-order interactions since 
the variables chosen in the experiment have no obvious correlation. Thus, 
E5+E123+E126, for example, can be reduced to E5 so the effect estimate of n5 can be 
determined from the calculation of effect estimate of n1·n2·n3.  
In this study, three experiment outputs are evaluated to study the effect of each 
process variable.  The threshold voltage (Vth) is determined at drain current (ID) = 1 
mA/mm to compare the Vth shifting (∆Vth) caused by ALD-Al2O3 deposition.  For post-
ALD-growth threshold voltage shift (∆Vth), we compared Vth with the normally-on HFET 
counterparts (Vth = -7 V) as VGS sweeps from negative voltage to positive (“forward 
sweep”) at VDS = 10 V. The gate-to-source leakage current is defined by Log10(IGS) at VGS 
= Vth to compare the off-state gate leakage current. The I-V hysteresis (∆Vhysteresis) is 
defined as the Vth difference between the forward and the reverse sweeps at VDS = 10 V. 





Table 17 The average values and variance of measured outputs. 
Sample 
Number (i) 
Measurement Data Summary 
∆Vth 




(Vth between forward and 
reverse sweep) 
Avg. Var. Avg. Var. Avg. Var. 
1 -13.52 0.44 -7.03 1.78 1.57 0.003 
2 -14.52 0.04 -3.96 0.03 0.33 0.013 
3 -15.02 0.21 -6.37 0.65 0.6 0.13 
4 -6.22 0.54 -13.1 0.02 1.03 0.003 
5 -13.72 0.6 -5.17 1.27 0.07 0.003 
6 -8.42 0.02 -12.3 0.01 0.6 0.01 
7 -6.52 0.14 -7.4 2.47 0.07 0.006 
8 -7.22 0.82 -13 0.02 0.67 0.013 
9 -13.02 1.01 -4.4 0.01 0.13 0.003 
10 -13.62 1.39 -6.55 0.05 0.2 0.03 
11 -9.22 0.02 -5.8 1.86 0.1 0.001 
12 -5.82 0.07 -12.6 0.01 0.83 0.003 
13 -12.02 0.16 -6.17 0.38 0.13 0.023 
14 -8.12 0.14 -6.53 1.12 0.1 0.01 
15 -15.12 0.5 -5.89 0.16 0.37 0.003 
16 -3.52 0.09 -6.68 0.11 0.3 0.001 
In Figure 70, the plot shows that the annealing conditions (E1 and E2) and ALD 
growth temperature (E3) have strong positive effect on Vth. The TMA pulse time (E5) and 
gas dwell time (E6) may slightly reduce Vth. However, E5 and E6 fall into the variance of 
response so they may not be statistically significant. This result suggests higher annealing 
temperature, longer annealing time and higher deposition temperature may be preferred 
for less Vth shift (more positive Vth) on MISFETs. 
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Figure 70. The effect estimates for ∆Vth of AlGaN/AlN/GaN MISFETs (wafer ID:NM120481-1) 
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In terms of the gate leakage reduction, higher temperature (E1), longer annealing 
time (E2) and their interaction (E12) shows a trend of reducing the gate leakage while 
longer precursor pulse time (E5 and E4) may increase the leakage current, as shown in 
Figure 71. The statistically significant interactions are also related to E245+E126+E134. 
When the Vth effect is also taken into consideration, shorter TMA pulse width (negative 
E5), longer H2O pulses (negative E245 and E134) and shorter gas dwell time (negative 
E126) could lead to reduced gate leakage current and less threshold voltage shift.  




















































Figure 71. The effect estimates for GS diode leakage current (Log10(IGS)) at VGS=Vth on AlGaN/AlN/ 
GaN MISFETs (wafer ID:NM120481-1) 
 
We also determined that higher ALD growth temperature (E3) and longer 
precursor pulse time (E4 and E5) may help reduce the I-V hysteresis of MISFETs, as 
shown in Figure 72. Assuming these variables also contribute to major interactions, 
statistically significant interactions are E35+E12, E34+E26 and E134+E126+E245, 
respectively, which have opposite effect in the increase of the I-V hysteresis. This implied 
a trade-off growth condition design would exist for the precursor pulse time and the ALD 
deposition temperature. Combined with the analysis of Vth control and the gate leakage, 
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we conclude that shorter TMA pulse width and longer H2O pulse width are preferred for 





















































Figure 72. The effect estimates for measured I-V hysteresis (∆Vhysteresis) on AlGaN/AlN/GaN MISFETs 
(wafer ID:NM120481-1) 
 
Based on this analysis, an optimal ALD deposition and annealing condition are 
determined with higher annealing temperature, longer annealing time, higher ALD 
deposition temperature, longer H2O pulses, shorter TMA pulses and shorter gas dwell 
time, as summarized in Table 18. 
 































4.5 D.c characteristics of AlGaN/AlN/GaN MISFETs 
4.5.1 Normally-on AlGaN/AlN/GaN MISFETs  
The optimal ALD Al2O3 deposition condition was then applied to another 
AlGaN/AlN/GaN coupon sample (wafer ID: NM120481-1) to verify the previous 
findings. The measured ID-VGS transfer curves and ID-VDS family curves of the fabricated 
normally-on AlGaN/AlN/GaN MISFETs with a 15 nm Al2O3 gate insulator are shown in 
Figure 73. The measured ∆Vth is < 5 V (-7 V on HFETs to -12 V on MISFETs). I-V 
hysteresis is < 0.5 V at VDS = 10 V when the gate voltage sweeps between -17 V and 0V. 
The off-state drain leakage current is < 1 pA/mm at VDS = 10 V and a gate-to-source 
leakage current of < 0.5 pA/mm is measured at VGS = -12 V as shown in the inset of 
Figure 73 (a). The family curves show IDSS > 400 mA/mm with on-resistance (RDSon) of 
15 Ω-mm at VGS = 0 V and VDS = 1 V. The drain-to-source breakdown voltage (BVds) also 
shows > 170 V, corresponding to lateral breakdown field of 1.1 MV/cm as shown the 
inset of Figure 73 (b).     
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Figure 73. (a) The forward and reverse sweep of transfer curves and (b) the ID-VDS family curves and 




4.5.2 Normally-off Recessed-gate AlGaN/AlN/GaN HFETs and MISFETs 
Although normally-on MISFETs with Al2O3 gate insulator demonstrate low 
leakage current and high breakdown field, recessed-gate MISFETs are still preferred for a 
normally-off operation. Using the electrode-less wet etching, recessed-gate 
AlGaN/AlN/GaN MISFETs were fabricated with the optimal ALD-Al2O3 deposition 
recipe. To study the influence of remote-oxygen-plasma treatment on MISFETs, two 
samples (MISFET-A and MISFET-B) were processed together except the remote-
oxygen-plasma treatment. For a comparison study, recessed-gate HFETs (HFET-A and 
HFET-B) were also processed except for the ALD-Al2O3 deposition. An additional 3 
minutes of oxygen-plasma treatment was applied on the B-samples in a PE-ALD system.  
The I-V characteristics of recessed-gate AlGaN/AlN/GaN HFETs and MISFETs 
were measured in a Keithley 4200-SCS semiconductor parameter analyzer at room 
temperature. The devices under test have a gate width (WG) of 0.3 mm. The gate-to-drain 
distance (LGD) is 7.5 m and gate-to-source distance (LGS) is 2 m. The recessed region is 
1.5 m and gate length (LG) is 3 m.  
Shown in Figure 74 and Figure 75 are the ID-VGS transfer curves of HFETs and 
MISFETs at VDS = 10 V. VGS was swept from -1 to 3 V for HFETs and -1 to 4 V for 
MISFETs, respectively and the measured device characteristics are summarized in Table 
19. Both HFETs and MISFETs show an increase of maximum IDS by 20 % and 37 %, 
respectively, after the plasma treatment. The peak transconductance (gm,max)  also shows 
an improvement  by 23 % for HFETs and 20 % for MISFETs after the plasma treatment.  
Vth is found reduced by 0.05 V and 0.1 V on the plasma-treated devices. The ID-VDS 
family curves of the 0.3-mm-wide AlGaN/AlN/GaN HFETs and MISFETs with and 
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without plasma treatment are shown in Figure 74 (b) and Figure 75 (b), respectively.  
With the use of plasma treatment, ID,max increases > 20 % at VGS = 3 V for HFETs and > 
25 % at VGS = 4 V for MISFETs, respectively.  The results indicate the remote-oxygen-
plasma treatment can effectively enhance on-state characteristics for III-N FETs.  
The forward and reverse ID-VGS transfer curves are shown in log scale in the insets 
of Figure 74(a) and Figure 75 (a). The off-state drain leakage current is reduced by more 
than 10 times for both HFETs and MISFETs after the plasma treatment. In addition, it 
was found that the gate leakage current is reduced after the plasma treatment. The 
reduction in the leakage current leads to high on-off ratio of 1.1E8 and 2.2E11 for HFETs 
and MISFETs, respectively. Compared to the typical on-off ratio of 1E8 reported for III-
N MISFETs [222, 223], the result indicates an improvement of on-off ratio by more than 
three-orders- magnitude after the plasma treatment.  
The transfer curves with forward and reverse VGS sweeping directions, i.e., VGS 
sweeping from the off to the on state versus that from the on to the off state, are also 
shown in the insets for evaluating the extent of the hysteresis.  For samples with the 
additional plasma treatment, the hysteresis is reduced from 0.11 V to 0.05 V for HFETs 
and from 0.5 V to 0.25 V for MISFETs. The sub-threshold slope (S) is reduced also from 
80 mV/decade to 75 mV/decade for HFETs and 110 mV/decade to 85 mV/decade for 
MISFETs, respectively. The reduced hysteresis and S suggest that the carrier trapping 



























































































































Figure 74.  (a) ID-VGS transfer curves and (b) ID-VDS family curves of a 0.3-mm-wide HFET (wafer 





































































































































Figure 75.  (a) ID-VGS transfer curves and (b) ID-VDS family curves of a 0.3-mm-wide MISFET (wafer 
ID: GA0633-35) with and without oxygen plasma treatment. 
 
Table 19 The summary of device performance 
 HFET-A HFET-B MISFET-A MISFET-B 
Vth (V) 
(at IDS = 1mA/mm) 
0.45 0.4 1 0.9 
gm,max (mS/mm) 143 176 80 96 
Max. IDS 
(mA/mm) 
290 350 160 220 
Off-state IDS 
(A/mm) 
(at VGS = -1V) 
< 100 n < 3 n < 60 p < 1 p 
IG (A/mm) 
(at VGS=-4V) 
< 70 n < 2 n < 40 p < 0.7 p 
On-off ratio > 2.9E6 > 1.1E8 > 2.6E9 > 2.2E11 
Hysteresis (V) < 0.11 < 0.05 < 0.5 < 0.25 




4.6 Trap characteristics of III-N MISFETs and HFETs 
4.6.1 Frequency-dependent C-V measurements on MIS diodes 
The enhanced device performance on plasma-treated HFETs and MISFETs 
indicates that carrier trapping is suppressed using the remote-oxygen-plasma treatment. 
To further understand the influence of plasma treatment to traps in III-N devices, 
frequency-dependent C-V measurements were evaluated on the MIS diodes fabricated on 
MISFET-A and MISFET-B samples. HP 4284A LCR meter with small signals from 1 
MHz to 25 kHz was used to measure the fabricated circular-shaped recessed-gate MIS 
diodes with 40 m radius on MISFET-A and B samples. The measured Cm-V and Gm-V 
data were measured above the threshold voltage to eliminate the effect from the buffer 
traps. The capacitance of Al2O3 layer can be estimated from the thickness and dielectric 
constant of Al2O3 (Cb=εAl2O3/dAl2O3~0.85 F/cm
2). The series resistance (RS ~ 40 Ω) is 
estimated from the sheet resistance measured from TLM patterns. The measured Cm and 
Gm are used to calculate Gp/ω and plotted against the small-signal frequency (ω = 2πf ) as 
shown in Figure 76. Assuming that different traps comprise a continuum of levels within 
the bandgap, the Dit and τ can be extracted by fitting the Gp/ω values using Equation (45). 
The extracted Dit and τ are plotted against VGS in Figure 77. It can be seen that 
MISFET-B (red solid lines) has 25 to 40% lower Dit than MISFET-A (black dashed 
lines). The reduced Dit values on MISFET-B indicates that the remote-oxygen-plasma 
treatment helps reduce the density of traps. Larger τ values are also observed on 
MISFET-B. This may suggest that the plasma treatment passivates more fast traps with 























































Figure 76. Frequency-dependent Gp/ω (symbols) and fitted curves on MISFET-A (without oxygen 
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 VGS (V)  
Figure 77. The fitted Dit and time constant τ from the MIS diodes on MISFET-A (without oxygen 
plasma treatment) and MISFET-B (with oxygen plasma treatment) at 1V< VGS < 1.9V 
 
4.6.2 Light-illuminated C-V measurements on MIS diodes 
Although frequency-dependent C-V measurement indicates that MISFET-B 
sample with the remote-oxygen-plasma treatment has lower trap density. However, only 
the traps near the Fermi level with τ ~ 1s are measured. To evaluate the density of deep-
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level traps, a light-illuminated C-V measurement is conducted using a white light source 
without an optical filter (λ ~ 400 to 1000 nm, corresponding to photon energy Ephoton of 
3.1 to 1.2 eV, as shown in the inset of Figure 78.) The photon energy is sufficient to 
ionize the electron from most of the reported trap levels [89]. To completely ionizing the 
electron in traps, the MIS diodes were left illuminated for 5 minutes before each light-
illuminated C-V measurement.   
The C-V curves of MIS diodes in a dark environment (solid lines) and under a 
light illumination (dashed lines) are shown in Figure 78. In the dark environment, the 
stretch-out of C-V curves on MISFET-A suggests that higher interface states exists on 
MISFET-A sample [224]. Under the light-illumination, the C-V curve of MISFET-A 
shifts toward negative by 1 V while only 0.3 V shifting is observed on MISFET-B. The 
smaller Vth shifting suggests that a lower trap density is achieved using the remote-
oxygen-plasma treatment. Assuming that the traps are located at the same location in MIS 
diodes, the reduced shift between C-V curves suggests that Qtrap is reduced by 70% after 
the remote-oxygen-plasma treatment.  
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Figure 78. The C-V curves in dark environment and under light illumination measured from 
circular-shaped MIS diodes on MISFET-A (without oxygen plasma treatment) and MISFET-B (with 
oxygen plasma treatment) (wafer ID: GA-0633-35). 
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4.6.3 Drain current transient measurement on HFETs and MISFETs 
Although C-V measurements confirm that the trap density is reduced after the 
remote-oxygen-plasma treatment, the characteristics and origins of traps cannot be 
resolved To further understand the influence of plasma treatment and the trap states in the 
fabricated III-N HFETs and MISFETs, a drain current transient analysis is performed 
using a similar approach described in Ref.  [89]. 
In the drain current transient measurement, a dual-pulse measurement was 
performed in an Agilent B1505A curve tracer at room temperature.  To prevent possible 
electrical-stress-induced trap generation, a shorter trap-filling time is preferred. In 
previous study in III-N HFETs, the trap filling time near the gate electrode is < 40 s 
[225]. In this study, we also found that higher off-state drain bias induces higher Ai until 
VDS > 20 V while the extracted τ remains the same. Therefore, in the drain transient 
measurement setup, HFETs and MISFETs were first biased at the off-state (VGS = 0 V 
and VDS = 20 V) for 30 s to fill the traps. To prevent the self-heating, the devices under 
test were then switched to the linear region at VDS = 1 V with VGS = 2 V for HFETs and 
VGS  = 3 V for MISFETs, respectively. Lower VGS is used on HFETs to prevent the gate 
from turning on.  The measurement system is set at a sampling mode with a sampling 
period of 100 s in B1505A and the measurement time (t) spans from 1 ms to 1000 s. 
The measured ID(t) is then normalized with ID0 to eliminate the variation between 
devices.  
In Figure 79, the normalized ID(t)/ID0 of HFETs and MISFETs, respectively, are 
plotted with fitted curves using Eq. (46). dID(t)/dlog(t) is used to determine the number of 
trap levels and estimate τi for the i
th trap.  The estimated τi values are taken into Eq. (46) 
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to extract Ai and i by fitting the measured data. The sum of square error is smaller than 
4E-4 for all the fitted curves. The fitted τ, Ai and i are summarized in Table 20 for 
comparison. Because HFETs and MISFETs share the same III-N heterostructure, similar 
τ observed on both types of devices may indicate the same origins of traps in the 
semiconductor heterostructure. It is found that six common traps (Trap-1 to 6) are 
identified in both types of devices while an additional trap (Trap-7) is observed in 
MISFETs.  
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Figure 79. The normalized drain current transients (ID(t)/ID0) versus log(t) for HFET and MISFET 
samples. (Wafer ID: GA0633-35) 
 
 In the drain current transient plots, higher IDS for plasma-treated devices is 
observed when compared to that on the devices without the plasma treatment at t < 100 
ms. Thus the reduction of fast traps (Trap-3, 4, 5 and 6) are directly associated with the 
improvement in IDS and gm with the reduced amount of these fast traps. The slow traps 
(Trap-1, 2 and 7), however, cannot respond within the time frame of transfer curve 
measurement. In our previous study, the oxygen plasma treatment helps the formation of 
AlONx on the Al-rich III-N and provide effective surface trap passivation [192]. These 
traps are now confirmed to be fast traps with τ < 400 ms in III-N devices in the transient 
drain current study.  
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Compared to other reported results with i = 0.28 [203], the extracted i are close 
to 1, indicating a narrow spreading of each trap energy band in HFETs and MISFETs in 
this study. Nevertheless, the more stretched fitting (smaller i) for fast traps in HFETs 
may suggest that a high density of fast traps are located on the exposed III-N surfaces. On 
the other hand, MISFETs have all i > 0.99, which may suggest a lower trap density in 
MISFETs after the deposition of ALD-Al2O3 gate insulator. 
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The extracted traps can be further identified from published literatures by 
investigating the activation energy (EA = EC - Etrap.) To extract the EA of each trap, a 
temperature-dependent drain transient measurement was performed on all samples at 
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temperature from 25 °C to 125 °C. By plotting ln(T2τ)  against 1/kT in the Arrhenius plot 
as shown in Figure 80, EA values are extracted from the slope of the linear fitting using 
the data cumulated from 3 different devices of the same design. It is noted that EA’s for 
Trap-5 and Trap-6 cannot be determined accurately due to the measurement limitation.  




































Figure 80 The Arrhenius plot of the observed traps on fabricated HFETs and MISFETs (wafer ID: 
GA0633-35) 
 
By comparing the results from other reports, Trap-1 may be related to the 
presence of the carbon or oxygen impurities from the methyl radicals during material 
growth [205, 213].  Trap-2 are similar to the electron traps located in the buffer layer 
[226]. For Trap-3, it corresponds to the point defects related to nitrogen vacancies 
commonly observed in AlGaN layer [203, 208, 209, 212]. It shows less change in Ai than 
Trap-4 and Trap-5 after the plasma treatment. This may suggest that some point defects 
are located within epitaxial layer and cannot be passivated by the surface oxidation.  
Trap-4 and Trap-5 show the most significant Ai reduction (> 50%) after the 
oxygen-plasma treatment on HFETs and MISFETs. In Ref. [216], traps similar to Trap-4 
were attributed to the AlGaN surface states in AlGaN/GaN HFETs. The AlGaN surface 
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states have also been identified as the major cause of the current collapse [227]. Thus the 
reduced Trap-4 helps improve the drain current and gm in plasma-treated devices. In this 
study, AlN surface was also exposed in the recessed-gate region. Therefore, Trap-5 may 
also be attributed to the AlN surface states which requires further study. Trap-6 has 
similar τ as the electrical-stress-induced traps [217]. It could be attributed to the 
formation of shallow traps inside AlGaN barrier. A reduction of Ai for Trap-6 is 
observed, suggesting that the plasma treatment also helps prevent the trap formation 
during the measurement. 
A unique trap (Trap-7) is only observed in MISFETs. Similar Ai for Trap-7 was 
observed on the MISFETs with and without plasma treatment. Thus Trap-7 may be 
attributed to the traps in Al2O3 gate insulator rather than interface states [228] which is 
dependent on the ALD-Al2O3 film quality. The result indicates that the ALD deposition 
process could induce more slow traps in MISFETs which could affect the stability of III-
N MISFETs.  
Based on the results of drain current transient measurement, we may conclude 
that the remote-oxygen- plasma treatment helps passivate the fast traps located on III-N 
surfaces to achieve better device performance for both III-N HFETs and MISFET. The 
slow traps, however, are related to the impurities and traps in buffer layer and the gate 
dielectrics, which can be improved by the optimization of material growth and dielectric 
deposition processes. 
4.7 Summary 
In summary, six process variables of ALD Al2O3 deposition were studied for III-
N MISFETs using a fractional factorial DOE. 16 samples were used to study the impact 
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of six ALD process variables to three electrical responses of III-N MISFETs. With the 
most important process variables identified, an optimal ALD deposition recipe was 
obtained and applied on AlGaN/AlN/GaN MISFETs. On the fabricated normally-on 
MISFETs, a small Vth shifting (< 5 V), ultra-low off-state leakage (< 1 pA/mm), and high 
breakdown field (> 1.1 MV/cm) were achieved. The results validate the optimal ALD 
Al2O3 deposition recipe.  
To achieve normally-off operation and study the influence of plasma treatment, 
recessed-gate AlGaN/AlN/GaN HFETs and MISFETs were fabricated with and without 
the remote-oxygen-plasma treatment. With the use of plasma treatment, the drain current 
and transconductance are enhanced by >20% for both HFETs and MISFETs. Low off-
state leakage current (< 1 pA/mm) and high on-off ratio (>1.2E11) were achieved for 
plasma-treated MISFETs. Smaller hysteresis and improved sub-threshold slope suggest 
that a lower trap density can be achieved with the plasma treatment.  
To understand the influence of plasma treatment on trap characteristics of III-N 
devices, C-V measurements and drain current transient measurement were conducted on 
MIS diodes and transistors with and without a remote-oxygen-plasma treatment. The 
frequency-dependent and light-illuminated C-V measurements both indicate that the 
plasma treatment helps reduce the trap density in MIS diodes.  
A drain current transient measurement was carried out to further identify the 
origins and characteristics of the traps. Using the stretched exponential function, six 
common traps are identified on the fabricated HFETs and MISFETs. One dielectric-
related trap in MISFETs is also observed. The slow traps with τ > 2 s are not affected by 
the plasma treatment and could be attributed to the carbon or oxygen impurities, 
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dielectric-related traps and buffer traps. The traps with τ < 400 ms can be passivated by 
the plasma treatment, indicating that these traps are located on the exposed AlGaN and 
AlN surfaces in the III-N recessed-gate FETs. With the plasma treatment, the fast traps 
can be sufficiently suppressed, leading to an improved device performance. Based on the 




   
CHAPTER 5 
SUMMARY AND FUTURE WORK 
 
During the course of this research work, III-N transistors have been intensively 
studied and developed to achieve better device performance and reliability.  High-voltage 
III-N transistors for high-power switching applications and high-frequency III-N MMICs 
for microwave signal amplification have been announced and commercially available. 
With the progress and development of III-N transistors, the market of III-N electronics is 
expected to grow rapidly in the next decade. However, Compared to silicon and III-V 
technologies, III-N transistor technology is still relatively immature due to many 
technical challenges in material growth and device fabrication processes. Therefore, the 
purpose of this research work was aimed to develop new fabrication processes and to 
investigate the observed issues for GaN/InGaN npn DG-HBTs, AlGaN/AlN/GaN HFETs 
and AlGaN/AlN/GaN MISFETs. The knowledge gained from the research work not only 
indicated the great potential of III-N transistors but also provided insights to further 
improvement on III-N transistor fabrication processes.  
In this study, III-N npn DG-HBTs demonstrated promising device performance 
for the next-generation high-power and microwave electronic application. Compared to 
SiGe and III-V HBTs, III-N DG-HBTs are advantageous in high breakdown voltage, high 
power handling capability and high-temperature operation ability. A nitrogen-
incorporated dry etching process and Pd-base p-type contacts were developed to enhance 
device performance and device stability. Different layer structures grown on sapphire and 
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FS-GaN substrates were studied to understand the influence of indium content and 
substrates to III-N npn DG-HBTs.  A burn-in effect was studied to reduce the hydrogen-
passivation in p-InGaN layer for III-N HBT performance enhancement. As a result, we 
successfully achieved state-of-the-art hfe > 110, JC > 141kA/cm
2 and Pd.c > 3 MW/cm
2 on 
GaN/InGaN npn DG-HBTs grown on FS-GaN substrates. The high-temperature 
operation of InGaN HBTs up to 250 C was demonstrated. Although GaN/InGaN npn 
DG-HBTs grown on sapphire substrates suffer from  higher defect density and higher 
junction temperature caused by poorer thermal conductivity of the substrates, we were 
able to successfully demonstrate high-performance III-N HBTs with hfe > 76, JC> 95 
kA/cm2 and  Pd.c > 1.3 MW/cm
2.  The first microwave performance of InGaN HBTs was 
demonstrated for devices built on a sapphire substrate. The measured device shows fT > 8 
GHz and fmax > 1.8 GHz.  A small-signal model for III-N HBT was extracted.  A study 
shows that the intrinsic microwave performance of the current generation of InGaN 
HBTs could achieve a fT > 39 GHz should the contact resistance be significantly 
improved. 
Based on the achievement on III-N HBTs in this study, the next goal of the 
research on the GaN/InGaN npn DG-HBTs may be focus on the contact resistance and 
further device scaling for a higher current density and cut-off frequency. Despite of the 
significant improvement of Pd-based contacts, the unstable Schottky p-type contacts and 
the high base resistance still prevent higher current density required for high frequency 
operation. Compared to InP-based HBTs with JC > 1MA/cm
2 [31, 32], the achievable JC 
on III-N HBTs (> 140 kA/cm2) are still 10 times lower. The analysis on the carrier transit 
time in GaN/InGaN DG-HBTs and small-signal model also indicate that the contact 
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resistance still dominates the fT of DG-HBTs. High base resistance is also the cause of 
electromigration of p-type contacts in DG-HBTs due to the joule heating. To solve the 
problems, future work may be focused on the process improvement for n-type and p-type 
contacts to reduce the contact resistance. A study on Si-incorporated contacts on III-N 
HFETs demonstrated new opportunity to achieve lower contact resistance on n-type III-N 
semiconductors.  Therefore, Si-doped and Mg-doped contact schemes may be utilized to 
further improve n-type and p-type contacts for III-N DG-HBTs, respectively.  In addition, 
the Schottky I-V characteristics observed on the p-type contact suggest that dry etching 
damage still occurs during the mesa etching processes.  Further optimization of the dry 
etching processes is required to eliminate the etching-induced type conversion for lower 
base contact resistance. The electrode-less wet-etching technique may be an alternative 
approach to expose the base region without plasma damage but further studies are 
required to achieve a uniform wet etching process.  
Aggressive device scaling is also required to reduce the capacitances for higher 
microwave performance of III-N HBTs.  Because of the limitation of optical lithography, 
the achievable smallest device size is limited at 3 ~ 5 m for GaN/InGaN npn DG-HBTs 
in this study. Using more sophisticated lithography methods such as the e-beam 
lithography, sub-micron DG-HBTs can be implemented. The smaller device dimensions 
not only reduce the parasitic components but also reduce the current crowding effect 
caused by the high base resistance. 
III-N HFETs are commercially available III-N transistor products for high-voltage 
and microwave applications to date. In this thesis, the Synopsys Sentaurus Device 
simulator was used to study the influence of epitaxy structures and recessed-gate 
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structure before actual device fabrication.  The simulation results indicate that a more 
positive Vth can be achieved without fT degradation by using a recessed-gate structure.  A 
0.5 ~1-m-wide source-field plate is also helpful to reduce the electric field in III-N 
HFETs. Based on the simulation results, the fabrication technology for recessed-gate 
AlGaN/AlN/GaN HFETs were developed using an electrode-less wet etching and a 
remote-oxygen plasma treatment. Lower contact resistance (< 4E-6 Ω-cm2) was achieved 
by in-situ Si-doped contacts. A high etching selectivity between AlGaN and AlN was 
observed using the electrode-less wet etching process to achieve uniform recess depth 
and smooth etched surface. The recessed-gate AlGaN/AlN/GaN HFETs show Vth = 0.6 V 
with standard deviation < 0.17 V out of 60 fabricated devices with gate width (WG) = 3 
mm to 10 mm. The minimal on-resistance Ron·A of 6 mΩ-cm
2 with the breakdown 
voltage of recessed-gate > 1200 V was achieved, corresponding to the BFoM (BV2/Ron) of 
240 MW/cm2. With the remote-oxygen-plasma treatment, current-collapse in recessed-
gate AlGaN/AlN/GaN HFETs was eliminated and 67% lower dynamic on-resistance was 
achieved. The InAlN/AlN/GaN HFETs with sub-micron gate length (LG = 150 nm) also 
demonstrated fT of 80 GHz and fmax of 106 GHz.   
For III-N HFET development, normally-off operation, lower on-resistance and 
better device reliability are highly desired for successful commercialization of this device 
technology. Despite Vth of 0.6V was achieved in this study, the threshold voltage is still 
not high enough for actual high-voltage switching circuits to provide a direct component 
drop-and-replace of existing silicon power transistors due to the stringent requirements of 
signal noise tolerance and breakdown voltage overhead for power electronic systems. A 
remote-oxygen-plasma treatment with the PECVD SiO2 wet etching mask layer may be 
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used for a selective surface oxidation in the recessed region since the remote-oxygen-
plasma treatment has been proven effective to oxidize III-N surfaces without causing 
problematic plasma damage. The preliminary study also showed a 0.25 V Vth shifting 
after 3 minutes of plasma treatment. It might be expected that a longer plasma treatment 
time may help result in a more positive Vth with a lower gate leakage current.  
In addition to III-N HFETs, the study on the III-N MISFETs demonstrated their 
potential for ultra-low-power applications. With the optimized ALD-Al2O3 deposition 
recipe obtained from the 26-2 fractional factorial DOE, the fabricated AlGaN/AlN/GaN 
MISFET demonstrated ultra-low off-state leakage current of < 1 pA/mm and state-of-the-
art on-off ratio of greater than 2.2E11. Using an electrode-less etching technique 
developed in this work, normally-off operation was also achieved on recessed-gate 
AlGaN/AlN/GaN MISFETs with Vth > 0.9V. The C-V measurements and the drain 
current transients indicated that the remote-oxygen-plasma treatment was effective to 
improve the performance of III-N MISFETs by reducing slow-trap densities.  An 
additional dielectric-related slow trap was observed on MISFETs, suggesting that the 
ALD deposition process induced additional traps in MISFETs and further processing 
optimization on the gate dielectrics would be required.   
Future III-N MISFET development may be focused on further improvement for 
the gate insulator deposition processes and study the dielectric-related traps using 
different measurement approaches. On the other hand, although Al2O3 gate insulator has 
been demonstrated with very promising performance, other new gate insulator materials, 
such as ZrO2 and AlN could be promising alternatives to explore a better gate insulator 
suitable for III-N MISFETs. 
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Further study on traps is also required to characterize the dielectric-related traps to 
resolve the origins of these traps and seek for viable approaches to engineer these traps, 
as being exercised in the Silicon World. Optical measurements such as optical DTLS may 
be more suitable to measure the slow traps than the electrical approaches. A DOE is also 
required to correlate the ALD deposition variables to the characteristics of traps in III-N 
MISFETs to explore a better ALD deposition processes. Comprehensive study using 
electrical and optical measurements with engineered ALD deposition conditions should 
be performed to complete achieve low-defect high-quality MIS structures in III-N field 
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